IT1176216B - Procedimento per fabbricare transistor ad effetto di campo - Google Patents

Procedimento per fabbricare transistor ad effetto di campo

Info

Publication number
IT1176216B
IT1176216B IT21113/84A IT2111384A IT1176216B IT 1176216 B IT1176216 B IT 1176216B IT 21113/84 A IT21113/84 A IT 21113/84A IT 2111384 A IT2111384 A IT 2111384A IT 1176216 B IT1176216 B IT 1176216B
Authority
IT
Italy
Prior art keywords
procedure
effect transistors
making field
making
field
Prior art date
Application number
IT21113/84A
Other languages
English (en)
Other versions
IT8421113A1 (it
IT8421113A0 (it
Inventor
Frederick Vratny
William Thomas Lynch
Original Assignee
American Telephone & Telegraph
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone & Telegraph filed Critical American Telephone & Telegraph
Publication of IT8421113A0 publication Critical patent/IT8421113A0/it
Publication of IT8421113A1 publication Critical patent/IT8421113A1/it
Application granted granted Critical
Publication of IT1176216B publication Critical patent/IT1176216B/it

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28525Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising semiconducting material
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251Source or drain electrodes for field-effect devices
    • H10D64/258Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251Source or drain electrodes for field-effect devices
    • H10D64/258Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
    • H10D64/259Source or drain electrodes being self-aligned with the gate electrode and having bottom surfaces higher than the interface between the channel and the gate dielectric
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/62Electrodes ohmically coupled to a semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)
IT21113/84A 1983-05-27 1984-05-25 Procedimento per fabbricare transistor ad effetto di campo IT1176216B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/498,897 US4453306A (en) 1983-05-27 1983-05-27 Fabrication of FETs

Publications (3)

Publication Number Publication Date
IT8421113A0 IT8421113A0 (it) 1984-05-25
IT8421113A1 IT8421113A1 (it) 1985-11-25
IT1176216B true IT1176216B (it) 1987-08-18

Family

ID=23982953

Family Applications (1)

Application Number Title Priority Date Filing Date
IT21113/84A IT1176216B (it) 1983-05-27 1984-05-25 Procedimento per fabbricare transistor ad effetto di campo

Country Status (9)

Country Link
US (1) US4453306A (it)
KR (1) KR930001559B1 (it)
CA (1) CA1203322A (it)
DE (1) DE3419080A1 (it)
FR (1) FR2546664B1 (it)
GB (1) GB2140619B (it)
HK (1) HK53387A (it)
IT (1) IT1176216B (it)
NL (1) NL8401689A (it)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4822754A (en) * 1983-05-27 1989-04-18 American Telephone And Telegraph Company, At&T Bell Laboratories Fabrication of FETs with source and drain contacts aligned with the gate electrode
JPS60223165A (ja) * 1984-04-19 1985-11-07 Toshiba Corp 半導体装置の製造方法
US4599789A (en) * 1984-06-15 1986-07-15 Harris Corporation Process of making twin well VLSI CMOS
JPS614240A (ja) * 1984-06-18 1986-01-10 Toshiba Corp 半導体装置の製造方法
US4628588A (en) * 1984-06-25 1986-12-16 Texas Instruments Incorporated Molybdenum-metal mask for definition and etch of oxide-encapsulated metal gate
US4577392A (en) * 1984-08-03 1986-03-25 Advanced Micro Devices, Inc. Fabrication technique for integrated circuits
US5227319A (en) * 1985-02-08 1993-07-13 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device
US5072275A (en) * 1986-02-28 1991-12-10 Fairchild Semiconductor Corporation Small contactless RAM cell
US5100824A (en) * 1985-04-01 1992-03-31 National Semiconductor Corporation Method of making small contactless RAM cell
CA1258320A (en) * 1985-04-01 1989-08-08 Madhukar B. Vora Small contactless ram cell
US5340762A (en) * 1985-04-01 1994-08-23 Fairchild Semiconductor Corporation Method of making small contactless RAM cell
GB2179792B (en) * 1985-08-28 1988-10-12 Mitsubishi Electric Corp Method for fabricating bipolar transistor in integrated circuit
JPH0799738B2 (ja) * 1985-09-05 1995-10-25 三菱電機株式会社 半導体装置の製造方法
JP2537936B2 (ja) * 1986-04-23 1996-09-25 エイ・ティ・アンド・ティ・コーポレーション 半導体デバイスの製作プロセス
US5063168A (en) * 1986-07-02 1991-11-05 National Semiconductor Corporation Process for making bipolar transistor with polysilicon stringer base contact
US4974046A (en) * 1986-07-02 1990-11-27 National Seimconductor Corporation Bipolar transistor with polysilicon stringer base contact
US4752590A (en) * 1986-08-20 1988-06-21 Bell Telephone Laboratories, Incorporated Method of producing SOI devices
US4826782A (en) * 1987-04-17 1989-05-02 Tektronix, Inc. Method of fabricating aLDD field-effect transistor
EP0296718A3 (en) * 1987-06-26 1990-05-02 Hewlett-Packard Company A coplanar and self-aligned contact structure
KR920000077B1 (ko) * 1987-07-28 1992-01-06 가부시키가이샤 도시바 반도체장치의 제조방법
US4755478A (en) * 1987-08-13 1988-07-05 International Business Machines Corporation Method of forming metal-strapped polysilicon gate electrode for FET device
US4922311A (en) * 1987-12-04 1990-05-01 American Telephone And Telegraph Company Folded extended window field effect transistor
US4844776A (en) * 1987-12-04 1989-07-04 American Telephone And Telegraph Company, At&T Bell Laboratories Method for making folded extended window field effect transistor
JPH01175260A (ja) * 1987-12-29 1989-07-11 Nec Corp 絶縁ゲート電界効果トランジスタの製造方法
US4859278A (en) * 1988-08-11 1989-08-22 Xerox Corporation Fabrication of high resistive loads utilizing a single level polycide process
US4945070A (en) * 1989-01-24 1990-07-31 Harris Corporation Method of making cmos with shallow source and drain junctions
US5221634A (en) * 1989-01-31 1993-06-22 Texas Instruments Incorporated Method of making semiconductor device employing self diffusion of dopant from contact member for augmenting electrical connection to doped region in substrate
US4980304A (en) * 1990-02-20 1990-12-25 At&T Bell Laboratories Process for fabricating a bipolar transistor with a self-aligned contact
US4992848A (en) * 1990-02-20 1991-02-12 At&T Bell Laboratories Self-aligned contact technology
AT404524B (de) * 1991-09-03 1998-12-28 Austria Mikrosysteme Int Verfahren zur herstellung von selbstausgerichteten, lateralen und vertikalen halbleiterbauelementen
US5461005A (en) * 1991-12-27 1995-10-24 At&T Ipm Corp. Method of forming silicide in integrated circuit manufacture
US6475911B1 (en) * 2000-08-16 2002-11-05 Micron Technology, Inc. Method of forming noble metal pattern
KR100536593B1 (ko) * 2002-12-05 2005-12-14 삼성전자주식회사 선택적인 막 제거를 위한 세정 용액 및 그 세정 용액을사용하여 실리사이드 공정에서 막을 선택적으로 제거하는방법
KR100973007B1 (ko) * 2008-01-29 2010-07-30 삼성전기주식회사 금속제품의 무전해 주석 환원 도금용 도금액 및 이를이용한 금속제품의 무전해 주석 환원 도금방법
US8723154B2 (en) * 2010-09-29 2014-05-13 Crossbar, Inc. Integration of an amorphous silicon resistive switching device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1051451A (it) * 1963-02-08
US3837935A (en) * 1971-05-28 1974-09-24 Fujitsu Ltd Semiconductor devices and method of manufacturing the same
US4319395A (en) * 1979-06-28 1982-03-16 Motorola, Inc. Method of making self-aligned device
US4343082A (en) * 1980-04-17 1982-08-10 Bell Telephone Laboratories, Incorporated Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device
FR2481005A1 (fr) * 1980-04-17 1981-10-23 Western Electric Co Procede de fabrication de transistors a effet de champ a canal court
DE3175081D1 (en) * 1980-12-12 1986-09-11 Toshiba Kk Method of manufacturing a semiconductor device of the mis type
US4398341A (en) * 1981-09-21 1983-08-16 International Business Machines Corp. Method of fabricating a highly conductive structure

Also Published As

Publication number Publication date
KR930001559B1 (ko) 1993-03-04
GB8413089D0 (en) 1984-06-27
FR2546664B1 (fr) 1985-11-29
DE3419080A1 (de) 1984-11-29
GB2140619A (en) 1984-11-28
IT8421113A1 (it) 1985-11-25
US4453306A (en) 1984-06-12
KR850000807A (ko) 1985-03-09
HK53387A (en) 1987-07-24
GB2140619B (en) 1986-10-01
IT8421113A0 (it) 1984-05-25
FR2546664A1 (fr) 1984-11-30
CA1203322A (en) 1986-04-15
NL8401689A (nl) 1984-12-17

Similar Documents

Publication Publication Date Title
IT1176216B (it) Procedimento per fabbricare transistor ad effetto di campo
DE3468149D1 (en) Method of manufacturing an insulated-gate field-effect transistor
GB2111745B (en) Insulated-gate field-effect transistors
IT1171670B (it) Amplificatore a transistor a effetto di campo con ampia dinamica
ES502489A0 (es) Una instalacion de memoria mejorada de transistor de efecto de campo
KR840003539A (ko) 전계효과 트랜지스터의 제조방법
DE3788525D1 (de) Feldeffekttransistoranordnungen.
DE3381367D1 (de) Mos-transistor.
IT1072852B (it) Processo per la fabbricazione di transistori ad effetto di campo
IT1115346B (it) Processo perfezionato per la fabbricazione di transistori ad effetto di campo
DE3463882D1 (de) Mos-transistor amplifier
IT1132331B (it) Transistori
FI800176A7 (fi) Oeverstroemskyddskrets foer effekttransistor
IT1102177B (it) Procedimento di realizzazione di transistori ad effetto di campo di tipo mos e transistori realizzati secondo un tale procedimento
IT7969328A0 (it) Procedimento per la produzione di un transistore ad effetto di campo a semiconduttore metallico
KR890007435A (ko) 쇼트키이(Schottky)게이트 전계효과트랜지스터
DE3673509D1 (de) Feldeffekttransistorverstaerkerschaltungen.
DE3462381D1 (en) Enhancement-mode field-effect transistor
DE3370245D1 (de) A mos transistor
DE3380243D1 (en) Insulated-gate field-effect transistors
ITRM910621A1 (it) Procedimento per la fabbricazione di transistori con struttura gate -isolante -semiconduttore.
DE3880443D1 (de) Feldeffekttransistor.
IT1189976B (it) Processo per la fabbricazione di transistori ad effetto di campo a "gate" isolato con giunzioni a profondita' nulla mediante planarizzazione
IT1135748B (it) Transistor a effetto di campo a canale corto
GB2131228B (en) Dual-gate field-effect transistor