IL87095A - Method of assembling tab bonded semiconductor chip package - Google Patents

Method of assembling tab bonded semiconductor chip package

Info

Publication number
IL87095A
IL87095A IL87095A IL8709588A IL87095A IL 87095 A IL87095 A IL 87095A IL 87095 A IL87095 A IL 87095A IL 8709588 A IL8709588 A IL 8709588A IL 87095 A IL87095 A IL 87095A
Authority
IL
Israel
Prior art keywords
semiconductor chip
chip package
bonded semiconductor
tab bonded
assembling
Prior art date
Application number
IL87095A
Other languages
English (en)
Other versions
IL87095A0 (en
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of IL87095A0 publication Critical patent/IL87095A0/xx
Publication of IL87095A publication Critical patent/IL87095A/xx

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49572—Lead-frames or other flat leads consisting of thin flexible metallic tape with or without a film carrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01059—Praseodymium [Pr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49121—Beam lead frame or beam lead device
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
IL87095A 1987-07-16 1988-07-13 Method of assembling tab bonded semiconductor chip package IL87095A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/073,991 US4843695A (en) 1987-07-16 1987-07-16 Method of assembling tab bonded semiconductor chip package

Publications (2)

Publication Number Publication Date
IL87095A0 IL87095A0 (en) 1988-12-30
IL87095A true IL87095A (en) 1991-08-16

Family

ID=22117045

Family Applications (1)

Application Number Title Priority Date Filing Date
IL87095A IL87095A (en) 1987-07-16 1988-07-13 Method of assembling tab bonded semiconductor chip package

Country Status (9)

Country Link
US (1) US4843695A (cs)
EP (1) EP0299775B1 (cs)
JP (1) JPS6490546A (cs)
KR (1) KR890003019A (cs)
CN (1) CN1012602B (cs)
AU (1) AU601054B2 (cs)
CA (1) CA1297597C (cs)
DE (1) DE3880569T2 (cs)
IL (1) IL87095A (cs)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5593973A (en) * 1987-09-04 1997-01-14 Hemispherx Biopharma Inc. Treatment of viral hepatitis with mismatched dsRNA
US5115299A (en) * 1989-07-13 1992-05-19 Gte Products Corporation Hermetically sealed chip carrier with ultra violet transparent cover
US5142444A (en) * 1989-08-31 1992-08-25 Hewlett-Packard Company Demountable tape-automated bonding system
US5559369A (en) * 1989-10-02 1996-09-24 Advanced Micro Devices, Inc. Ground plane for plastic encapsulated integrated circuit die packages
US5073521A (en) * 1989-11-15 1991-12-17 Olin Corporation Method for housing a tape-bonded electronic device and the package employed
US5113565A (en) * 1990-07-06 1992-05-19 International Business Machines Corp. Apparatus and method for inspection and alignment of semiconductor chips and conductive lead frames
EP0472866A3 (en) * 1990-07-23 1994-09-07 Nat Semiconductor Corp Ferroelectric device packaging techniques
US5239806A (en) * 1990-11-02 1993-08-31 Ak Technology, Inc. Thermoplastic semiconductor package and method of producing it
JPH0477260U (cs) * 1990-11-17 1992-07-06
US6111308A (en) * 1991-06-05 2000-08-29 Advanced Micro Devices, Inc. Ground plane for plastic encapsulated integrated circuit die packages
KR100259335B1 (ko) * 1991-12-23 2000-09-01 김영환 리드 온 칩 및 칩 온 리드 구조 패키지 조립방법
CA2120280C (en) * 1994-03-30 1998-08-18 Chris J. Stratas Method and apparatus for retention of a fragile conductive trace with a protective clamp
US5650593A (en) * 1994-05-26 1997-07-22 Amkor Electronics, Inc. Thermally enhanced chip carrier package
US5827999A (en) * 1994-05-26 1998-10-27 Amkor Electronics, Inc. Homogeneous chip carrier package
SG64848A1 (en) * 1995-12-05 2002-12-17 Advanced Systems Automation Shaftless roller for lead forming apparatus
US5834336A (en) * 1996-03-12 1998-11-10 Texas Instruments Incorporated Backside encapsulation of tape automated bonding device
SE510861C2 (sv) * 1997-07-11 1999-06-28 Ericsson Telefon Ab L M Anordning och förfarande i elektroniksystem
USD459316S1 (en) 2001-02-15 2002-06-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
USD459317S1 (en) 2001-02-15 2002-06-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
USD460951S1 (en) 2001-02-15 2002-07-30 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
USD460744S1 (en) 2001-02-15 2002-07-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
USD461171S1 (en) 2001-02-15 2002-08-06 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
USD458234S1 (en) 2001-02-15 2002-06-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
USD465773S1 (en) 2001-08-31 2002-11-19 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
CN100345295C (zh) * 2003-12-22 2007-10-24 奇景光电股份有限公司 半导体封装构造
US7295433B2 (en) * 2005-10-28 2007-11-13 Delphi Technologies, Inc. Electronics assembly having multiple side cooling and method
CN101740413B (zh) * 2009-12-15 2013-04-17 天水七四九电子有限公司 Csop陶瓷小外形封装方法
KR101214671B1 (ko) * 2011-10-27 2012-12-21 삼성전기주식회사 전자 부품 내장형 인쇄회로기판 및 그 제조 방법
JP6162643B2 (ja) * 2014-05-21 2017-07-12 三菱電機株式会社 半導体装置
JP6848802B2 (ja) * 2017-10-11 2021-03-24 三菱電機株式会社 半導体装置
CN110600384A (zh) * 2019-08-29 2019-12-20 宜特(上海)检测技术有限公司 用于芯片的局部封胶方法
CN113889452A (zh) * 2020-07-03 2022-01-04 泰兴市龙腾电子有限公司 一种带有管芯座电隔离的引线框架条
CN116618784B (zh) * 2023-06-28 2025-09-26 中国振华集团永光电子有限公司（国营第八七三厂） 一种微型轴向二极管自动固化装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3374537A (en) * 1965-03-22 1968-03-26 Philco Ford Corp Method of connecting leads to a semiconductive device
DE1614575A1 (de) * 1966-08-16 1970-05-27 Signetics Corp Aufbau einer integrierten Schaltung und Verfahren zum Herstellen dieses Aufbaues
US3984620A (en) * 1975-06-04 1976-10-05 Raytheon Company Integrated circuit chip test and assembly package
US4472876A (en) * 1981-08-13 1984-09-25 Minnesota Mining And Manufacturing Company Area-bonding tape
JPS60165748A (ja) * 1984-02-08 1985-08-28 Toshiba Corp リ−ドフレ−ム
DE3512628A1 (de) * 1984-04-11 1985-10-17 Moran, Peter, Cork Packung fuer eine integrierte schaltung
US4631820A (en) * 1984-08-23 1986-12-30 Canon Kabushiki Kaisha Mounting assembly and mounting method for an electronic component
US4914741A (en) * 1987-06-08 1990-04-03 Digital Equipment Corporation Tape automated bonding semiconductor package
KR0181471B1 (ko) * 1990-07-27 1999-05-15 윌리암 피.브레이든 컴퓨터 데이타 경로배정 시스템

Also Published As

Publication number Publication date
IL87095A0 (en) 1988-12-30
EP0299775A2 (en) 1989-01-18
EP0299775A3 (en) 1990-01-17
DE3880569T2 (de) 1993-11-18
JPS6490546A (en) 1989-04-07
AU1894488A (en) 1989-01-19
JPH0474862B2 (cs) 1992-11-27
EP0299775B1 (en) 1993-04-28
US4843695A (en) 1989-07-04
CN1012602B (zh) 1991-05-08
CA1297597C (en) 1992-03-17
DE3880569D1 (de) 1993-06-03
AU601054B2 (en) 1990-08-30
KR890003019A (ko) 1989-04-12
CN1031446A (zh) 1989-03-01

Similar Documents

Publication Publication Date Title
IL87095A (en) Method of assembling tab bonded semiconductor chip package
EP0253444A3 (en) Method of bonding a semiconductor chip to a substrate
DE3664022D1 (en) Packaged semiconductor chip
AU4706385A (en) Structure for connecting leadless chip carrier
EP0190935A3 (en) Method of manufacturing semiconductor devices using a bonding process
IL89158A0 (en) Hermetic package for integrated circuit chips
EP0427384A3 (en) Method of connecting tab tape to semiconductor chip
DE3573355D1 (en) Semiconductor package substrate and manufacturing process
GB8706636D0 (en) Integrated circuit chip mounting & packaging assembly
IL85892A0 (en) Bonding of integrated circuit chips
EP0238418A3 (en) Method of manufacturing semiconductor device having package structure
GB8522166D0 (en) Encapsulating semiconductor components
EP0298607A3 (en) Outer tape automated bonding semiconductor package
DE3466461D1 (en) Highly integrated universal tape bonding of semiconductor chips
GB2156584B (en) Semiconductor laser chip
GB8506111D0 (en) Encapsulating semiconductor components
GB2208612B (en) Method of manufacturing the substrate of gaas compound semiconductor
GB2146174B (en) Hermetic power chip packages
EP0256357A3 (en) Semiconductor chip including a bump structure for tape automated bonding
EP0298496A3 (en) Adhesive tape for bonding chips thereon
EP0190077A3 (en) A package structure for a semiconductor chip
DE3856168D1 (de) Halbleiterchippackung
EP0191434A3 (en) Improved solder connection between microelectric chip and substrate and method of manufacture
EP0475223A3 (en) Method of fabricating integrated circuit chip package
DE3378711D1 (en) Fluxless bonding of microelectronic chips

Legal Events

Date Code Title Description
RH Patent void