IL27509A - Production of a patterned dielectric layer on the surface of a semiconductor body - Google Patents

Production of a patterned dielectric layer on the surface of a semiconductor body

Info

Publication number
IL27509A
IL27509A IL27509A IL2750967A IL27509A IL 27509 A IL27509 A IL 27509A IL 27509 A IL27509 A IL 27509A IL 2750967 A IL2750967 A IL 2750967A IL 27509 A IL27509 A IL 27509A
Authority
IL
Israel
Prior art keywords
layer
silicon
accordance
aluminum
silicon oxide
Prior art date
Application number
IL27509A
Other languages
English (en)
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of IL27509A publication Critical patent/IL27509A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23FNON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00Etching metallic material by chemical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/043Dual dielectric
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/106Masks, special
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/113Nitrides of boron or aluminum or gallium
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/114Nitrides of silicon

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Weting (AREA)
  • Formation Of Insulating Films (AREA)
  • Drying Of Semiconductors (AREA)
IL27509A 1966-04-08 1967-02-28 Production of a patterned dielectric layer on the surface of a semiconductor body IL27509A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US54117366A 1966-04-08 1966-04-08

Publications (1)

Publication Number Publication Date
IL27509A true IL27509A (en) 1970-09-17

Family

ID=24158477

Family Applications (1)

Application Number Title Priority Date Filing Date
IL27509A IL27509A (en) 1966-04-08 1967-02-28 Production of a patterned dielectric layer on the surface of a semiconductor body

Country Status (10)

Country Link
US (1) US3479237A (es)
BE (1) BE689341A (es)
DE (1) DE1614999B2 (es)
ES (1) ES339478A1 (es)
FR (1) FR1516347A (es)
GB (1) GB1178180A (es)
IL (1) IL27509A (es)
NL (1) NL141329B (es)
NO (1) NO119149B (es)
SE (1) SE313624B (es)

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3979768A (en) * 1966-03-23 1976-09-07 Hitachi, Ltd. Semiconductor element having surface coating comprising silicon nitride and silicon oxide films
NL153374B (nl) * 1966-10-05 1977-05-16 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting voorzien van een oxydelaag en halfgeleiderinrichting vervaardigd volgens de werkwijze.
USRE28402E (en) * 1967-01-13 1975-04-29 Method for controlling semiconductor surface potential
US3767463A (en) * 1967-01-13 1973-10-23 Ibm Method for controlling semiconductor surface potential
US3635774A (en) * 1967-05-04 1972-01-18 Hitachi Ltd Method of manufacturing a semiconductor device and a semiconductor device obtained thereby
US3640782A (en) * 1967-10-13 1972-02-08 Gen Electric Diffusion masking in semiconductor preparation
USRE28653E (en) * 1968-04-23 1975-12-16 Method of fabricating semiconductor devices
JPS4813986B1 (es) * 1968-06-12 1973-05-02
DE1764759C3 (de) * 1968-07-31 1983-11-10 Telefunken Patentverwertungsgesellschaft Mbh, 6000 Frankfurt Verfahren zum Kontaktieren einer Halbleiterzone einer Diode
US3923562A (en) * 1968-10-07 1975-12-02 Ibm Process for producing monolithic circuits
FR2020020B1 (es) * 1968-10-07 1974-09-20 Ibm
US3607448A (en) * 1968-10-21 1971-09-21 Hughes Aircraft Co Chemical milling of silicon carbide
JPS492512B1 (es) * 1969-02-14 1974-01-21
US3807038A (en) * 1969-05-22 1974-04-30 Mitsubishi Electric Corp Process of producing semiconductor devices
BE753245A (fr) * 1969-08-04 1970-12-16 Rca Corp Procede pour la fabrication de dispositifs semiconducteurs
US3675314A (en) * 1970-03-12 1972-07-11 Alpha Ind Inc Method of producing semiconductor devices
US3838442A (en) * 1970-04-15 1974-09-24 Ibm Semiconductor structure having metallization inlaid in insulating layers and method for making same
FR2134172B1 (es) * 1971-04-23 1977-03-18 Radiotechnique Compelec
US3964940A (en) * 1971-09-10 1976-06-22 Plessey Handel Und Investments A.G. Methods of producing gallium phosphide yellow light emitting diodes
US3941905A (en) * 1971-10-12 1976-03-02 Pavena Ag Method of continuously impregnating a textile fiber arrangement with liquids
US3860466A (en) * 1971-10-22 1975-01-14 Texas Instruments Inc Nitride composed masking for integrated circuits
US3725151A (en) * 1971-10-29 1973-04-03 Motorola Inc Method of making an igfet defice with reduced gate-to- drain overlap capacitance
US3725150A (en) * 1971-10-29 1973-04-03 Motorola Inc Process for making a fine geometry, self-aligned device structure
US3787106A (en) * 1971-11-09 1974-01-22 Owens Illinois Inc Monolithically structured gas discharge device and method of fabrication
JPS5538823B2 (es) * 1971-12-22 1980-10-07
US3961414A (en) * 1972-06-09 1976-06-08 International Business Machines Corporation Semiconductor structure having metallization inlaid in insulating layers and method for making same
US3771218A (en) * 1972-07-13 1973-11-13 Ibm Process for fabricating passivated transistors
US3926694A (en) * 1972-07-24 1975-12-16 Signetics Corp Double diffused metal oxide semiconductor structure with isolated source and drain and method
US3885994A (en) * 1973-05-25 1975-05-27 Trw Inc Bipolar transistor construction method
US3911168A (en) * 1973-06-01 1975-10-07 Fairchild Camera Instr Co Method for forming a continuous layer of silicon dioxide over a substrate
US3873372A (en) * 1973-07-09 1975-03-25 Ibm Method for producing improved transistor devices
US3900352A (en) * 1973-11-01 1975-08-19 Ibm Isolated fixed and variable threshold field effect transistor fabrication technique
US3904454A (en) * 1973-12-26 1975-09-09 Ibm Method for fabricating minute openings in insulating layers during the formation of integrated circuits
US3947298A (en) * 1974-01-25 1976-03-30 Raytheon Company Method of forming junction regions utilizing R.F. sputtering
US3899373A (en) * 1974-05-20 1975-08-12 Ibm Method for forming a field effect device
FR2288392A1 (fr) * 1974-10-18 1976-05-14 Radiotechnique Compelec Procede de realisation de dispositifs semiconducteurs
DE2452289A1 (de) * 1974-11-04 1976-05-06 Siemens Ag Halbleiterbauelement
JPS5193874A (en) * 1975-02-15 1976-08-17 Handotaisochino seizohoho
US3976511A (en) * 1975-06-30 1976-08-24 Ibm Corporation Method for fabricating integrated circuit structures with full dielectric isolation by ion bombardment
US4021270A (en) * 1976-06-28 1977-05-03 Motorola, Inc. Double master mask process for integrated circuit manufacture
US4140547A (en) * 1976-09-09 1979-02-20 Tokyo Shibaura Electric Co., Ltd. Method for manufacturing MOSFET devices by ion-implantation
US4092211A (en) * 1976-11-18 1978-05-30 Northern Telecom Limited Control of etch rate of silicon dioxide in boiling phosphoric acid
DE2658124C3 (de) * 1976-12-22 1982-05-06 Dynamit Nobel Ag, 5210 Troisdorf Verfahren zur Herstellung von Elektroschmelzkorund
US4092442A (en) * 1976-12-30 1978-05-30 International Business Machines Corporation Method of depositing thin films utilizing a polyimide mask
NL7706802A (nl) * 1977-06-21 1978-12-27 Philips Nv Werkwijze voor het vervaardigen van een half- geleiderinrichting en halfgeleiderinrichting vervaardigd met behulp van de werkwijze.
US4135954A (en) * 1977-07-12 1979-01-23 International Business Machines Corporation Method for fabricating self-aligned semiconductor devices utilizing selectively etchable masking layers
US4360900A (en) * 1978-11-27 1982-11-23 Texas Instruments Incorporated Non-volatile semiconductor memory elements
US4226932A (en) * 1979-07-05 1980-10-07 Gte Automatic Electric Laboratories Incorporated Titanium nitride as one layer of a multi-layered coating intended to be etched
US4394406A (en) * 1980-06-30 1983-07-19 International Business Machines Corp. Double polysilicon contact structure and process
US4367119A (en) * 1980-08-18 1983-01-04 International Business Machines Corporation Planar multi-level metal process with built-in etch stop
US4358326A (en) * 1980-11-03 1982-11-09 International Business Machines Corporation Epitaxially extended polycrystalline structures utilizing a predeposit of amorphous silicon with subsequent annealing
FR2535525A1 (fr) * 1982-10-29 1984-05-04 Western Electric Co Procede de fabrication de circuits integres comportant des couches isolantes minces
US4579812A (en) * 1984-02-03 1986-04-01 Advanced Micro Devices, Inc. Process for forming slots of different types in self-aligned relationship using a latent image mask
US4745089A (en) * 1987-06-11 1988-05-17 General Electric Company Self-aligned barrier metal and oxidation mask method
US5290396A (en) * 1991-06-06 1994-03-01 Lsi Logic Corporation Trench planarization techniques
US5413966A (en) * 1990-12-20 1995-05-09 Lsi Logic Corporation Shallow trench etch
US5248625A (en) * 1991-06-06 1993-09-28 Lsi Logic Corporation Techniques for forming isolation structures
US5225358A (en) * 1991-06-06 1993-07-06 Lsi Logic Corporation Method of forming late isolation with polishing
US5252503A (en) * 1991-06-06 1993-10-12 Lsi Logic Corporation Techniques for forming isolation structures
US5880036A (en) 1992-06-15 1999-03-09 Micron Technology, Inc. Method for enhancing oxide to nitride selectivity through the use of independent heat control
US5286344A (en) * 1992-06-15 1994-02-15 Micron Technology, Inc. Process for selectively etching a layer of silicon dioxide on an underlying stop layer of silicon nitride
US5523590A (en) * 1993-10-20 1996-06-04 Oki Electric Industry Co., Ltd. LED array with insulating films
US6022751A (en) * 1996-10-24 2000-02-08 Canon Kabushiki Kaisha Production of electronic device
US6444592B1 (en) 2000-06-20 2002-09-03 International Business Machines Corporation Interfacial oxidation process for high-k gate dielectric process integration
CN100539035C (zh) * 2004-09-10 2009-09-09 中芯国际集成电路制造(上海)有限公司 半导体集成电路硅单晶片衬底背面氮化硅层的新腐蚀方法
TWI534247B (zh) * 2013-01-31 2016-05-21 An etch paste for etching an indium tin oxide conductive film

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3406043A (en) * 1964-11-09 1968-10-15 Western Electric Co Integrated circuit containing multilayer tantalum compounds

Also Published As

Publication number Publication date
DE1614999B2 (de) 1971-07-29
DE1614999A1 (de) 1971-01-14
NO119149B (es) 1970-03-31
SE313624B (es) 1969-08-18
NL6704958A (es) 1967-10-09
NL141329B (nl) 1974-02-15
FR1516347A (fr) 1968-03-08
BE689341A (es) 1967-04-14
GB1178180A (en) 1970-01-21
US3479237A (en) 1969-11-18
ES339478A1 (es) 1968-05-01

Similar Documents

Publication Publication Date Title
IL27509A (en) Production of a patterned dielectric layer on the surface of a semiconductor body
US4269654A (en) Silicon nitride and silicon oxide etchant
US4617087A (en) Method for differential selective deposition of metal for fabricating metal contacts in integrated semiconductor circuits
DE69228333T2 (de) Trockenätzverfahren
US3738880A (en) Method of making a semiconductor device
US4363868A (en) Process of producing semiconductor devices by forming a silicon oxynitride layer by a plasma CVD technique which is employed in a selective oxidation process
US4292156A (en) Method of manufacturing semiconductor devices
US4254161A (en) Prevention of low pressure chemical vapor deposition silicon dioxide undercutting and flaking
JPH05267157A (ja) 配線形成法
US3692574A (en) Method of forming seeding sites on a semiconductor substrate
US4634495A (en) Dry etching process
KR970008354B1 (ko) 선택적 식각방법
US3751314A (en) Silicon semiconductor device processing
US3657030A (en) Technique for masking silicon nitride during phosphoric acid etching
JPH0359574B2 (es)
US3537921A (en) Selective hydrofluoric acid etching and subsequent processing
US4125427A (en) Method of processing a semiconductor
US3592707A (en) Precision masking using silicon nitride and silicon oxide
US6296988B1 (en) Method for forming a mental wiring pattern on a semiconductor device
US6133145A (en) Method to increase the etch rate selectivity between metal and photoresist via use of a plasma treatment
US3526555A (en) Method of masking a semiconductor with a liftable metallic layer
JPS59167021A (ja) 半導体装置の製造方法
JP2902513B2 (ja) レジストパターン形成方法
JPH07135247A (ja) 半導体装置の製造方法
JPS5764927A (en) Manufacture of semiconductor device