IL158875A0 - Method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer - Google Patents

Method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer

Info

Publication number
IL158875A0
IL158875A0 IL15887502A IL15887502A IL158875A0 IL 158875 A0 IL158875 A0 IL 158875A0 IL 15887502 A IL15887502 A IL 15887502A IL 15887502 A IL15887502 A IL 15887502A IL 158875 A0 IL158875 A0 IL 158875A0
Authority
IL
Israel
Prior art keywords
alignment
exposure
measurement
field
patterns
Prior art date
Application number
IL15887502A
Other languages
English (en)
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Publication of IL158875A0 publication Critical patent/IL158875A0/xx

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605—Workpiece metrology
    • G03F7/70616—Monitoring the printed patterns
    • G03F7/70633—Overlay, i.e. relative alignment between patterns printed by separate exposures in different layers, or in the same layer in multiple exposures or stitching
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7003—Alignment type or strategy, e.g. leveling, global alignment
    • G03F9/7046—Strategy, e.g. mark, sensor or wavelength selection
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7073—Alignment marks and their environment
    • G03F9/7076—Mark details, e.g. phase grating mark, temporary mark
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis
    • G06T7/0002—Inspection of images, e.g. flaw detection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis
    • G06T7/0002—Inspection of images, e.g. flaw detection
    • G06T7/0004—Industrial image inspection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis
    • G06T7/30—Determination of transform parameters for the alignment of images, i.e. image registration
    • G06T7/33—Determination of transform parameters for the alignment of images, i.e. image registration using feature-based methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00—Indexing scheme for image analysis or image enhancement
    • G06T2207/30—Subject of image; Context of image processing
    • G06T2207/30108—Industrial image inspection
    • G06T2207/30148—Semiconductor; IC; Wafer

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
IL15887502A 2001-05-14 2002-05-02 Method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer IL158875A0 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP01111670A EP1258834B1 (fr) 2001-05-14 2001-05-14 Méthode pour exécuter une mesure d'alignement de deux motifs dans des couches différentes sur un substrat de semi-conducteur
PCT/EP2002/004834 WO2002093485A1 (fr) 2001-05-14 2002-05-02 Procede de realisation d'une mesure d'alignement de deux motifs dans des couches differentes sur une tranche de semi-conducteur

Publications (1)

Publication Number Publication Date
IL158875A0 true IL158875A0 (en) 2004-05-12

Family

ID=8177420

Family Applications (1)

Application Number Title Priority Date Filing Date
IL15887502A IL158875A0 (en) 2001-05-14 2002-05-02 Method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer

Country Status (9)

Country Link
US (1) US6908775B2 (fr)
EP (1) EP1258834B1 (fr)
JP (1) JP2004531063A (fr)
KR (1) KR100540629B1 (fr)
AT (1) ATE286284T1 (fr)
DE (1) DE60108082T2 (fr)
IL (1) IL158875A0 (fr)
TW (1) TW564510B (fr)
WO (1) WO2002093485A1 (fr)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6864493B2 (en) 2001-05-30 2005-03-08 Hitachi, Ltd. Charged particle beam alignment method and charged particle beam apparatus
WO2005022600A2 (fr) * 2003-08-29 2005-03-10 Inficon Lt, Inc. Procede et systemes de traitement de donnees de recouvrement
JP4289961B2 (ja) * 2003-09-26 2009-07-01 キヤノン株式会社 位置決め装置
DE10345466A1 (de) * 2003-09-30 2005-04-28 Infineon Technologies Ag Verfahren zur Erfassung von Plazierungsfehlern von Schaltungsmustern bei der Übertragung mittels einer Maske in Schichten eines Substrats eines Halbleiterwafers
JP4295748B2 (ja) * 2004-06-21 2009-07-15 アプライド マテリアルズ イスラエル リミテッド 走査ビームアレイを使用する複数の重要領域を含む対象物を走査する方法
US7586609B2 (en) * 2005-04-21 2009-09-08 Macronix International Co., Ltd. Method for analyzing overlay errors
KR100598988B1 (ko) * 2005-05-18 2006-07-12 주식회사 하이닉스반도체 오버레이 버니어 및 이를 이용한 반도체소자의 제조방법
JP2006337631A (ja) * 2005-06-01 2006-12-14 Mitsubishi Electric Corp 検査方法及びこれを用いた液晶表示装置の製造方法
JP2007103658A (ja) * 2005-10-04 2007-04-19 Canon Inc 露光方法および装置ならびにデバイス製造方法
KR100790826B1 (ko) * 2006-06-30 2008-01-02 삼성전자주식회사 오버레이 계측방법 및 그가 사용되는 반도체 제조설비의관리시스템
US8730475B2 (en) * 2007-12-10 2014-05-20 Samsung Electronics Co., Ltd. Method of aligning a substrate
KR101718359B1 (ko) * 2010-11-29 2017-04-04 삼성전자주식회사 기판 정렬 방법 및 이를 수행하기 위한 장치
KR101305948B1 (ko) * 2007-12-10 2013-09-12 삼성전자주식회사 기판 정렬 방법 및 이를 수행하기 위한 장치
US9134627B2 (en) * 2011-12-16 2015-09-15 Taiwan Semiconductor Manufacturing Company, Ltd. Multiple-patterning overlay decoupling method
US9176396B2 (en) 2013-02-27 2015-11-03 Taiwan Semiconductor Manufacturing Co., Ltd. Overlay sampling methodology
US9164398B2 (en) * 2013-02-27 2015-10-20 Taiwan Semiconductor Manufacturing Co., Ltd. Overlay metrology method
JP6381197B2 (ja) * 2013-10-31 2018-08-29 キヤノン株式会社 計測装置、計測方法、リソグラフィ装置、及び物品製造方法
US9633915B1 (en) * 2016-03-01 2017-04-25 Globalfoundries Inc. Method of using dummy patterns for overlay target design and overlay control
US9754895B1 (en) 2016-03-07 2017-09-05 Micron Technology, Inc. Methods of forming semiconductor devices including determining misregistration between semiconductor levels and related apparatuses
EP3404488A1 (fr) * 2017-05-19 2018-11-21 ASML Netherlands B.V. Procédé de mesure d'une cible, appareil de métrologie, cellule lithographique et cible
CN111354670B (zh) * 2018-12-20 2023-05-26 夏泰鑫半导体(青岛)有限公司 对准方法、对准系统及计算机可读存储介质
US11538786B2 (en) * 2019-03-19 2022-12-27 Ordos Yuansheng Optoelectronics Co., Ltd. Transfer printing method and transfer printing apparatus
CN111240162B (zh) * 2020-03-10 2022-07-15 上海华力微电子有限公司 改善光刻机对准的方法
CN113823581B (zh) * 2020-06-19 2023-09-22 长鑫存储技术有限公司 半导体工艺生产线派货方法、存储介质以及半导体设备
CN111900116A (zh) * 2020-06-22 2020-11-06 中国科学院微电子研究所 晶圆的对准方法及对准系统
US11635680B2 (en) 2020-08-14 2023-04-25 Changxin Memory Technologies, Inc. Overlay pattern
JP7545278B2 (ja) 2020-09-25 2024-09-04 キヤノン株式会社 サンプルショット領域のセットを決定する方法、計測値を得る方法、情報処理装置、リソグラフィ装置、プログラム、および物品製造方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5621913A (en) * 1992-05-15 1997-04-15 Micron Technology, Inc. System with chip to chip communication
US5621813A (en) * 1993-01-14 1997-04-15 Ultratech Stepper, Inc. Pattern recognition alignment system
US6181302B1 (en) * 1996-04-24 2001-01-30 C. Macgill Lynde Marine navigation binoculars with virtual display superimposing real world image
US6023338A (en) * 1996-07-12 2000-02-08 Bareket; Noah Overlay alignment measurement of wafers
KR19980030438A (ko) * 1996-10-29 1998-07-25 김영환 반도체 버어니어 구조 및 그것을 이용한 오버레이 정확도 측정방법
JP3757551B2 (ja) * 1997-06-25 2006-03-22 ソニー株式会社 マスクパターン作成方法およびこの方法により形成されたマスク
US6077756A (en) * 1998-04-24 2000-06-20 Vanguard International Semiconductor Overlay target pattern and algorithm for layer-to-layer overlay metrology for semiconductor processing
US6043134A (en) * 1998-08-28 2000-03-28 Micron Technology, Inc. Semiconductor wafer alignment processes
US6068954A (en) * 1998-09-01 2000-05-30 Micron Technology, Inc. Semiconductor wafer alignment methods
US6357131B1 (en) * 1999-12-20 2002-03-19 Taiwan Semiconductor Manufacturing Company Overlay reliability monitor
US6486954B1 (en) * 2000-09-01 2002-11-26 Kla-Tencor Technologies Corporation Overlay alignment measurement mark

Also Published As

Publication number Publication date
KR20040029993A (ko) 2004-04-08
EP1258834A1 (fr) 2002-11-20
EP1258834B1 (fr) 2004-12-29
DE60108082D1 (de) 2005-02-03
WO2002093485A1 (fr) 2002-11-21
US20040101984A1 (en) 2004-05-27
KR100540629B1 (ko) 2006-01-11
ATE286284T1 (de) 2005-01-15
TW564510B (en) 2003-12-01
JP2004531063A (ja) 2004-10-07
DE60108082T2 (de) 2005-10-13
US6908775B2 (en) 2005-06-21

Similar Documents

Publication Publication Date Title
IL158875A0 (en) Method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer
US5444538A (en) System and method for optimizing the grid and intrafield registration of wafer patterns
US5894350A (en) Method of in line intra-field correction of overlay alignment
US5783341A (en) Alignment for layer formation through determination of target values for translation, rotation and magnification
US6675053B2 (en) Layout for measurement of overlay error
KR101487590B1 (ko) 스캐너 오버레이 정정 시스템 및 방법
US6528219B1 (en) Dynamic alignment scheme for a photolithography system
Adel et al. Optimized overlay metrology marks: theory and experiment
ATE341834T1 (de) Verfahren und vorrichtung zum testen von halbleiterwafern
US6362491B1 (en) Method of overlay measurement in both X and Y directions for photo stitch process
US20060192933A1 (en) Multiple exposure apparatus and multiple exposure method using the same
US7031794B2 (en) Smart overlay control
US6671048B1 (en) Method for determining wafer misalignment using a pattern on a fine alignment target
JPH1154418A (ja) 信号波形補正方法および装置
US20030128277A1 (en) Camera system, control method thereof, device manufacturing apparatus, exposure apparatus, and device manufacturing method
US6456953B1 (en) Method for correcting misalignment between a reticle and a stage in a step-and-repeat exposure system
KR20040059251A (ko) 하나의 레이어에 다수의 박스형 마크를 갖는 중첩측정용정렬마크
KR100241530B1 (ko) 노광장비의 초점값 보정용 다중 초점면 웨이퍼를 이용한 초점값 보정 방법
KR100607780B1 (ko) 비쥬얼 인스펙션이 가능한 얼라인먼트 측정 시스템
Tan et al. Evaluation of alignment marks using ASML ATHENA alignment system in 90-nm BEOL process
KR100605786B1 (ko) 반도체소자의 노광방법
JPH0312543A (ja) レチクルパターンの検査方法
Ganz et al. Sub 0.2/spl mu/m lithography on 300 mm wafer
Krasnoperov et al. E-beam-induced distortions on SiN x-ray mask membrane
Leebrick et al. Automated Wafer Stepping For Very Large Scale Integrated (VLSI) Fabrication