IL156972A0 - A phase-locked loop - Google Patents
A phase-locked loopInfo
- Publication number
- IL156972A0 IL156972A0 IL15697201A IL15697201A IL156972A0 IL 156972 A0 IL156972 A0 IL 156972A0 IL 15697201 A IL15697201 A IL 15697201A IL 15697201 A IL15697201 A IL 15697201A IL 156972 A0 IL156972 A0 IL 156972A0
- Authority
- IL
- Israel
- Prior art keywords
- phase
- locked loop
- mode
- register set
- data defining
- Prior art date
Links
- 230000008878 coupling Effects 0.000 abstract 2
- 238000010168 coupling process Methods 0.000 abstract 2
- 238000005859 coupling reaction Methods 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1077—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the phase or frequency detection means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Mobile Radio Communication Systems (AREA)
- Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
- Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB0101954.6A GB0101954D0 (en) | 2001-01-25 | 2001-01-25 | Phase-locked loop |
PCT/GB2001/005610 WO2002060064A2 (en) | 2001-01-25 | 2001-12-18 | A phase-locked loop |
Publications (1)
Publication Number | Publication Date |
---|---|
IL156972A0 true IL156972A0 (en) | 2004-02-08 |
Family
ID=9907507
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL15697201A IL156972A0 (en) | 2001-01-25 | 2001-12-18 | A phase-locked loop |
IL156972A IL156972A (en) | 2001-01-25 | 2003-07-16 | Locked phase circuit |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL156972A IL156972A (en) | 2001-01-25 | 2003-07-16 | Locked phase circuit |
Country Status (14)
Country | Link |
---|---|
US (1) | US6965271B2 (ja) |
EP (1) | EP1354407B1 (ja) |
JP (1) | JP3836794B2 (ja) |
CN (1) | CN1242556C (ja) |
AT (1) | ATE329409T1 (ja) |
BR (1) | BR0116823A (ja) |
CA (1) | CA2435705C (ja) |
DE (1) | DE60120490T2 (ja) |
DK (1) | DK1354407T3 (ja) |
ES (1) | ES2269308T3 (ja) |
GB (1) | GB0101954D0 (ja) |
HK (1) | HK1062087A1 (ja) |
IL (2) | IL156972A0 (ja) |
WO (1) | WO2002060064A2 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100373776C (zh) * | 2002-06-28 | 2008-03-05 | 先进微装置公司 | 具有自动频率调整的锁相回路 |
GB2393611B8 (en) | 2002-09-26 | 2006-05-11 | Qualcomm Inc | Method of and apparatus for reducing frequency errors associated with an inter-system scan |
JP2006005489A (ja) | 2004-06-15 | 2006-01-05 | Sharp Corp | Pll回路および高周波受信装置 |
US8811915B2 (en) * | 2005-03-04 | 2014-08-19 | Psion Inc. | Digital wireless narrow band radio |
US8041972B2 (en) * | 2006-04-04 | 2011-10-18 | Qualcomm Incorporated | Apparatus and method for setting wakeup times in a communication device based on estimated lock on time of frequency synthesizer |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3042374B2 (ja) | 1995-06-29 | 2000-05-15 | 日本電気株式会社 | 周波数シンセサイザ |
KR970008906A (ko) | 1995-07-18 | 1997-02-24 | 가네꼬 히사시 | Pll 회로 |
US6150891A (en) | 1998-05-29 | 2000-11-21 | Silicon Laboratories, Inc. | PLL synthesizer having phase shifted control signals |
US6111807A (en) * | 1998-07-17 | 2000-08-29 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device allowing easy and fast text |
JP3851064B2 (ja) | 1999-06-30 | 2006-11-29 | インフィネオン テクノロジース アクチエンゲゼルシャフト | Pllシンセサイザ |
US6718473B1 (en) * | 2000-09-26 | 2004-04-06 | Sun Microsystems, Inc. | Method and apparatus for reducing power consumption |
-
2001
- 2001-01-25 GB GBGB0101954.6A patent/GB0101954D0/en not_active Ceased
- 2001-12-18 US US10/466,788 patent/US6965271B2/en not_active Expired - Fee Related
- 2001-12-18 BR BR0116823-1A patent/BR0116823A/pt not_active IP Right Cessation
- 2001-12-18 EP EP01273456A patent/EP1354407B1/en not_active Expired - Lifetime
- 2001-12-18 CN CNB018222617A patent/CN1242556C/zh not_active Expired - Fee Related
- 2001-12-18 ES ES01273456T patent/ES2269308T3/es not_active Expired - Lifetime
- 2001-12-18 JP JP2002560281A patent/JP3836794B2/ja not_active Expired - Fee Related
- 2001-12-18 IL IL15697201A patent/IL156972A0/xx active IP Right Grant
- 2001-12-18 DK DK01273456T patent/DK1354407T3/da active
- 2001-12-18 CA CA002435705A patent/CA2435705C/en not_active Expired - Fee Related
- 2001-12-18 DE DE60120490T patent/DE60120490T2/de not_active Expired - Lifetime
- 2001-12-18 WO PCT/GB2001/005610 patent/WO2002060064A2/en active IP Right Grant
- 2001-12-18 AT AT01273456T patent/ATE329409T1/de not_active IP Right Cessation
-
2003
- 2003-07-16 IL IL156972A patent/IL156972A/en not_active IP Right Cessation
-
2004
- 2004-07-13 HK HK04105078A patent/HK1062087A1/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
US20040113703A1 (en) | 2004-06-17 |
JP2004527936A (ja) | 2004-09-09 |
CN1488194A (zh) | 2004-04-07 |
BR0116823A (pt) | 2004-01-27 |
US6965271B2 (en) | 2005-11-15 |
DE60120490D1 (de) | 2006-07-20 |
CA2435705C (en) | 2006-05-30 |
JP3836794B2 (ja) | 2006-10-25 |
ES2269308T3 (es) | 2007-04-01 |
EP1354407B1 (en) | 2006-06-07 |
WO2002060064A3 (en) | 2002-11-14 |
CN1242556C (zh) | 2006-02-15 |
ATE329409T1 (de) | 2006-06-15 |
WO2002060064A2 (en) | 2002-08-01 |
EP1354407A2 (en) | 2003-10-22 |
DE60120490T2 (de) | 2007-01-11 |
HK1062087A1 (en) | 2004-10-15 |
GB0101954D0 (en) | 2001-03-14 |
CA2435705A1 (en) | 2002-08-01 |
DK1354407T3 (da) | 2006-10-09 |
IL156972A (en) | 2007-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2001237005A1 (en) | Reconfigurable logic for a computer | |
TW200520387A (en) | Programmable low-power high-frequency divider | |
ATE348356T1 (de) | Störungsfreie taktauswahlschaltung | |
TW331677B (en) | Digital delay locked loop circuit using synchronous delay line | |
EP1605589A4 (en) | COMPARISON CIRCUIT | |
AU2002252863A1 (en) | An apparatus for controlling access in a data processor | |
AU2002233528A1 (en) | Synchronous to asynchronous to synchronous interface | |
WO2002029973A3 (en) | A programmable divider with built-in programmable delay chain for high-speed/low power application | |
TW200637157A (en) | Mechanism to aid a phase interpolator in recovering a clock signal | |
EP1271290A3 (en) | Cold clock power reduction | |
TW465188B (en) | Clock gate buffer circuit | |
WO2001033811A3 (en) | Background communication using shadow of audio signal | |
MY134548A (en) | Capacitively coupled power supply | |
WO2002069499A3 (en) | Divide-by-three circuit | |
EP1187328A3 (en) | Low operational power, low leakage power D-type flip-flop | |
HK1062087A1 (en) | A phase-locked loop | |
MY119024A (en) | Radio front-end circuit | |
TW200520386A (en) | Input stage for mixed-voltage-tolerant buffer without leakage issue | |
EP1320019A3 (en) | Clock signal supply circuit | |
TW200511800A (en) | Lengthening of the SIM card interface in GSM appliances | |
TW429582B (en) | Integrated semiconductor-circuit with full-structures | |
ATE465550T1 (de) | Frequenzteiler | |
WO2001073928A3 (en) | Method and circuit for reduced power consumption in a charge pump circuit | |
EP0349236A3 (en) | Reload-timer/counter circuit | |
EP1253505A3 (en) | Clock distribution circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FF | Patent granted | ||
KB | Patent renewed |