IL111540A - A method of flattening microstructures - Google Patents

A method of flattening microstructures

Info

Publication number
IL111540A
IL111540A IL11154094A IL11154094A IL111540A IL 111540 A IL111540 A IL 111540A IL 11154094 A IL11154094 A IL 11154094A IL 11154094 A IL11154094 A IL 11154094A IL 111540 A IL111540 A IL 111540A
Authority
IL
Israel
Prior art keywords
layer
microstructure
thickness
step includes
measuring
Prior art date
Application number
IL11154094A
Other languages
English (en)
Hebrew (he)
Other versions
IL111540A0 (en
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of IL111540A0 publication Critical patent/IL111540A0/xx
Publication of IL111540A publication Critical patent/IL111540A/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • ing And Chemical Polishing (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
IL11154094A 1993-11-17 1994-11-07 A method of flattening microstructures IL111540A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/153,681 US5419803A (en) 1993-11-17 1993-11-17 Method of planarizing microstructures

Publications (2)

Publication Number Publication Date
IL111540A0 IL111540A0 (en) 1995-01-24
IL111540A true IL111540A (en) 1996-10-31

Family

ID=22548270

Family Applications (1)

Application Number Title Priority Date Filing Date
IL11154094A IL111540A (en) 1993-11-17 1994-11-07 A method of flattening microstructures

Country Status (6)

Country Link
US (1) US5419803A (enExample)
EP (1) EP0654816A3 (enExample)
JP (1) JPH07221082A (enExample)
IL (1) IL111540A (enExample)
NO (1) NO944384L (enExample)
TW (1) TW308711B (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5665199A (en) * 1995-06-23 1997-09-09 Advanced Micro Devices, Inc. Methodology for developing product-specific interlayer dielectric polish processes
US6030887A (en) * 1998-02-26 2000-02-29 Memc Electronic Materials, Inc. Flattening process for epitaxial semiconductor wafers
US7569790B2 (en) * 1997-06-26 2009-08-04 Mks Instruments, Inc. Method and apparatus for processing metal bearing gases
US6815633B1 (en) 1997-06-26 2004-11-09 Applied Science & Technology, Inc. Inductively-coupled toroidal plasma source
US8779322B2 (en) 1997-06-26 2014-07-15 Mks Instruments Inc. Method and apparatus for processing metal bearing gases
US6150628A (en) 1997-06-26 2000-11-21 Applied Science And Technology, Inc. Toroidal low-field reactive gas source
US6388226B1 (en) 1997-06-26 2002-05-14 Applied Science And Technology, Inc. Toroidal low-field reactive gas source
US7166816B1 (en) * 1997-06-26 2007-01-23 Mks Instruments, Inc. Inductively-coupled torodial plasma source
US6033921A (en) * 1998-04-06 2000-03-07 Advanced Micro Devices, Inc. Method for depositing a material of controlled, variable thickness across a surface for planarization of that surface
US6074947A (en) * 1998-07-10 2000-06-13 Plasma Sil, Llc Process for improving uniform thickness of semiconductor substrates using plasma assisted chemical etching
US6294469B1 (en) 1999-05-21 2001-09-25 Plasmasil, Llc Silicon wafering process flow
US6200908B1 (en) 1999-08-04 2001-03-13 Memc Electronic Materials, Inc. Process for reducing waviness in semiconductor wafers
US7591957B2 (en) * 2001-01-30 2009-09-22 Rapt Industries, Inc. Method for atmospheric pressure reactive atom plasma processing for surface modification
US7510664B2 (en) 2001-01-30 2009-03-31 Rapt Industries, Inc. Apparatus and method for atmospheric pressure reactive atom plasma processing for shaping of damage free surfaces
US6660177B2 (en) * 2001-11-07 2003-12-09 Rapt Industries Inc. Apparatus and method for reactive atom plasma processing for material deposition
US20080017316A1 (en) * 2002-04-26 2008-01-24 Accretech Usa, Inc. Clean ignition system for wafer substrate processing
US20080190558A1 (en) * 2002-04-26 2008-08-14 Accretech Usa, Inc. Wafer processing apparatus and method
US20080011332A1 (en) * 2002-04-26 2008-01-17 Accretech Usa, Inc. Method and apparatus for cleaning a wafer substrate
US7371992B2 (en) 2003-03-07 2008-05-13 Rapt Industries, Inc. Method for non-contact cleaning of a surface
US7304263B2 (en) * 2003-08-14 2007-12-04 Rapt Industries, Inc. Systems and methods utilizing an aperture with a reactive atom plasma torch
US7297892B2 (en) * 2003-08-14 2007-11-20 Rapt Industries, Inc. Systems and methods for laser-assisted plasma processing
KR100737379B1 (ko) * 2005-12-06 2007-07-09 한국전자통신연구원 반도체 기판의 평탄화 방법
DE102017216358A1 (de) 2017-09-14 2019-03-14 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Vorrichtung und Verfahren zur Bestimmung eines Polarisationszustandes einer elektromagnetischen Welle
CN116045826B (zh) * 2023-01-18 2025-12-05 苏州桐力光电股份有限公司 显示屏贴合胶层的厚度检测方法及显示屏贴合工艺

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56108264A (en) * 1980-01-31 1981-08-27 Nippon Telegr & Teleph Corp <Ntt> Manufacture of semiconductor device
US4680084A (en) * 1984-08-21 1987-07-14 American Telephone And Telegraph Company, At&T Bell Laboratories Interferometric methods and apparatus for device fabrication
JPS62120029A (ja) * 1985-11-20 1987-06-01 Sumitomo Electric Ind Ltd エツチバツク平坦化方法
FR2599892B1 (fr) * 1986-06-10 1988-08-26 Schiltz Andre Procede d'aplanissement d'un substrat semiconducteur revetu d'une couche dielectrique
JPH0834198B2 (ja) * 1990-11-28 1996-03-29 信越半導体株式会社 Ｓｏｉ基板における単結晶薄膜層の膜厚制御方法
JPH0645327A (ja) * 1991-01-09 1994-02-18 Nec Corp 半導体装置の製造方法
US5254830A (en) * 1991-05-07 1993-10-19 Hughes Aircraft Company System for removing material from semiconductor wafers using a contained plasma
US5240552A (en) * 1991-12-11 1993-08-31 Micron Technology, Inc. Chemical mechanical planarization (CMP) of a semiconductor wafer using acoustical waves for in-situ end point detection
US5291415A (en) * 1991-12-13 1994-03-01 Hughes Aircraft Company Method to determine tool paths for thinning and correcting errors in thickness profiles of films
KR940008372B1 (ko) * 1992-01-16 1994-09-12 삼성전자 주식회사 반도체 기판의 층간 절연막의 평탄화 방법
US5375064A (en) * 1993-12-02 1994-12-20 Hughes Aircraft Company Method and apparatus for moving a material removal tool with low tool accelerations

Also Published As

Publication number Publication date
US5419803A (en) 1995-05-30
IL111540A0 (en) 1995-01-24
NO944384L (no) 1995-05-18
EP0654816A2 (en) 1995-05-24
EP0654816A3 (en) 1995-11-29
TW308711B (enExample) 1997-06-21
NO944384D0 (no) 1994-11-16
JPH07221082A (ja) 1995-08-18

Similar Documents

Publication Publication Date Title
US5419803A (en) Method of planarizing microstructures
US6806970B2 (en) Thin film thickness measuring method and apparatus, and method and apparatus for manufacturing a thin film device using the same
US5724144A (en) Process monitoring and thickness measurement from the back side of a semiconductor body
US5924058A (en) Permanently mounted reference sample for a substrate measurement tool
US6204922B1 (en) Rapid and accurate thin film measurement of individual layers in a multi-layered or patterned sample
US6031611A (en) Coherent gradient sensing method and system for measuring surface curvature
US6281974B1 (en) Method and apparatus for measurements of patterned structures
EP0350869B1 (en) Method of and apparatus for measuring film thickness
KR100769607B1 (ko) 반도체 웨이퍼의 처리방법 및 처리장치
EP1390692B1 (en) Technique to control misalignment
US7289234B2 (en) Method and system for thin film characterization
TWI311793B (en) Chamber stability monitoring by an integrated metrology tool
EP0514046A1 (en) System for controlling and executing the etching of a wafer
JPS5975631A (ja) サブトラクト加工物処理によつて除去された層の厚さを測定する方法
US20050146729A1 (en) Method and appratus for measurements of patterned structures
WO2002077677A1 (en) Correcting a substrate (precision mirror) with a figure correcting layer
US6510395B2 (en) Method of detecting residue on a polished wafer
EP0968081A1 (en) Flattening process for bonded semiconductor substrates
CN100416821C (zh) 具有测量图案的半导体器件及其测量方法
EP1037012B1 (en) Method and apparatus for measurements of patterned structures
EP1221583A1 (en) Method of measuring the thickness of an ultra-thin oxide layer
JPH02196908A (ja) 透明膜を有する物体の最表面形状測定方法
KR100733120B1 (ko) 반도체 웨이퍼처리의 검출방법 및 검출장치
Mumola et al. Plasma-thinned silicon-on-insulator bonded wafers
JPS61269312A (ja) 電子線照射マスク

Legal Events

Date Code Title Description
FF Patent granted
KB Patent renewed
MM9K Patent not in force due to non-payment of renewal fees