HUE028961T2 - Memory to read / write multiple memory banks at the same time - Google Patents
Memory to read / write multiple memory banks at the same time Download PDFInfo
- Publication number
- HUE028961T2 HUE028961T2 HUE12808934A HUE12808934A HUE028961T2 HU E028961 T2 HUE028961 T2 HU E028961T2 HU E12808934 A HUE12808934 A HU E12808934A HU E12808934 A HUE12808934 A HU E12808934A HU E028961 T2 HUE028961 T2 HU E028961T2
- Authority
- HU
- Hungary
- Prior art keywords
- memory
- global
- local
- read
- write
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0855—Overlapped cache accessing, e.g. pipeline
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
- G06F13/1663—Access to shared memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
- Dram (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Memory System (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/297,771 US8699277B2 (en) | 2011-11-16 | 2011-11-16 | Memory configured to provide simultaneous read/write access to multiple banks |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| HUE028961T2 true HUE028961T2 (en) | 2017-02-28 |
Family
ID=47470109
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| HUE12808934A HUE028961T2 (en) | 2011-11-16 | 2012-11-16 | Memory to read / write multiple memory banks at the same time |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US8699277B2 (https=) |
| EP (2) | EP3082048B1 (https=) |
| JP (1) | JP5852259B2 (https=) |
| KR (1) | KR101669945B1 (https=) |
| CN (1) | CN104081372B (https=) |
| BR (1) | BR112014011806B1 (https=) |
| ES (2) | ES2700854T3 (https=) |
| HU (1) | HUE028961T2 (https=) |
| IN (1) | IN2014CN03730A (https=) |
| WO (1) | WO2013075013A1 (https=) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013014841A1 (ja) * | 2011-07-22 | 2013-01-31 | パナソニック株式会社 | データ処理装置およびデータ処理方法 |
| US10719237B2 (en) | 2016-01-11 | 2020-07-21 | Micron Technology, Inc. | Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory |
| US10140044B2 (en) * | 2016-03-31 | 2018-11-27 | Qualcomm Incorporated | Efficient memory bank design |
| US11294594B2 (en) * | 2017-08-07 | 2022-04-05 | Kioxia Corporation | SSD architecture supporting low latency operation |
| US11113006B2 (en) | 2019-05-06 | 2021-09-07 | Micron Technology, Inc. | Dynamic data placement for collision avoidance among concurrent write streams |
| US11113198B2 (en) | 2019-05-06 | 2021-09-07 | Micron Technology, Inc. | Timed data transfer between a host system and a memory sub-system |
| US11776591B2 (en) * | 2019-09-26 | 2023-10-03 | Arm Limited | Concurrent access techniques utilizing wordlines with the same row address in single port memory |
| US11386937B2 (en) | 2019-10-12 | 2022-07-12 | Arm Limited | System device and method for providing single port memory access in bitcell array by tracking dummy wordline |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0145224B1 (ko) | 1995-05-27 | 1998-08-17 | 김광호 | 불휘발성 반도체 메모리의 분리된 기입 및 독출 경로를 가지는 워드라인 구동회로 |
| US5996051A (en) | 1997-04-14 | 1999-11-30 | Advanced Micro Devices, Inc. | Communication system which in a first mode supports concurrent memory acceses of a partitioned memory array and in a second mode supports non-concurrent memory accesses to the entire memory array |
| US6009501A (en) * | 1997-06-18 | 1999-12-28 | Micron Technology, Inc. | Method and apparatus for local control signal generation in a memory device |
| CA2239426A1 (en) | 1998-06-03 | 1999-12-03 | Newbridge Networks Corporation | Shared memory system |
| JP2000276400A (ja) * | 1999-03-25 | 2000-10-06 | Univ Hiroshima | アドレス及びデータ転送回路 |
| US6412030B1 (en) | 1999-04-16 | 2002-06-25 | Koninklijke Philips Electronics N.V. | System and method to optimize read performance while accepting write data in a PCI bus architecture |
| CN1282925A (zh) * | 1999-07-12 | 2001-02-07 | 松下电器产业株式会社 | 数据处理装置 |
| US6377492B1 (en) | 2001-03-19 | 2002-04-23 | Etron Technologies, Inc. | Memory architecture for read and write at the same time using a conventional cell |
| US7738496B1 (en) | 2002-12-31 | 2010-06-15 | Cypress Semiconductor Corporation | Device that provides the functionality of dual-ported memory using single-ported memory for multiple clock domains |
| JP4413524B2 (ja) * | 2003-05-01 | 2010-02-10 | 株式会社東芝 | マルチポートメモリ |
| JP2005242929A (ja) * | 2004-02-27 | 2005-09-08 | Fujitsu Ltd | 共有メモリのアクセス方法及びデータ処理装置 |
| US20070028027A1 (en) | 2005-07-26 | 2007-02-01 | Micron Technology, Inc. | Memory device and method having separate write data and read data buses |
| US7533222B2 (en) | 2006-06-29 | 2009-05-12 | Mosys, Inc. | Dual-port SRAM memory using single-port memory cell |
| JP4205743B2 (ja) * | 2006-08-22 | 2009-01-07 | エルピーダメモリ株式会社 | 半導体記憶装置及び半導体装置 |
| US7523228B2 (en) * | 2006-09-18 | 2009-04-21 | International Business Machines Corporation | Method for performing a direct memory access block move in a direct memory access device |
| US7551512B2 (en) | 2007-07-30 | 2009-06-23 | Agere Systems Inc. | Dual-port memory |
| US7739433B2 (en) | 2008-03-05 | 2010-06-15 | Microchip Technology Incorporated | Sharing bandwidth of a single port SRAM between at least one DMA peripheral and a CPU operating with a quadrature clock |
| US7760562B2 (en) | 2008-03-13 | 2010-07-20 | Qualcomm Incorporated | Address multiplexing in pseudo-dual port memory |
| US8140739B2 (en) * | 2008-08-08 | 2012-03-20 | Imation Corp. | Flash memory based storage devices utilizing magnetoresistive random access memory (MRAM) to store files having logical block addresses stored in a write frequency file buffer table |
| US8164974B2 (en) * | 2009-02-24 | 2012-04-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory circuits, systems, and method of interleaving accesses thereof |
| US8331123B2 (en) * | 2009-09-21 | 2012-12-11 | Ocz Technology Group, Inc. | High performance solid-state drives and methods therefor |
| US8375173B2 (en) * | 2009-10-09 | 2013-02-12 | Qualcomm Incorporated | Accessing a multi-channel memory system having non-uniform page sizes |
-
2011
- 2011-11-16 US US13/297,771 patent/US8699277B2/en active Active
-
2012
- 2012-11-16 ES ES16160755T patent/ES2700854T3/es active Active
- 2012-11-16 BR BR112014011806-0A patent/BR112014011806B1/pt active IP Right Grant
- 2012-11-16 CN CN201280066367.2A patent/CN104081372B/zh active Active
- 2012-11-16 EP EP16160755.1A patent/EP3082048B1/en active Active
- 2012-11-16 HU HUE12808934A patent/HUE028961T2/en unknown
- 2012-11-16 EP EP12808934.9A patent/EP2780813B1/en active Active
- 2012-11-16 IN IN3730CHN2014 patent/IN2014CN03730A/en unknown
- 2012-11-16 WO PCT/US2012/065658 patent/WO2013075013A1/en not_active Ceased
- 2012-11-16 KR KR1020147016345A patent/KR101669945B1/ko active Active
- 2012-11-16 JP JP2014542515A patent/JP5852259B2/ja active Active
- 2012-11-16 ES ES12808934.9T patent/ES2575095T3/es active Active
Also Published As
| Publication number | Publication date |
|---|---|
| EP3082048A1 (en) | 2016-10-19 |
| US8699277B2 (en) | 2014-04-15 |
| EP2780813B1 (en) | 2016-04-06 |
| ES2700854T3 (es) | 2019-02-19 |
| BR112014011806B1 (pt) | 2021-01-26 |
| CN104081372A (zh) | 2014-10-01 |
| US20130121086A1 (en) | 2013-05-16 |
| JP2014533861A (ja) | 2014-12-15 |
| EP3082048B1 (en) | 2018-10-03 |
| EP2780813A1 (en) | 2014-09-24 |
| KR101669945B1 (ko) | 2016-10-27 |
| IN2014CN03730A (https=) | 2015-07-03 |
| CN104081372B (zh) | 2017-06-13 |
| WO2013075013A1 (en) | 2013-05-23 |
| JP5852259B2 (ja) | 2016-02-03 |
| BR112014011806A2 (pt) | 2017-05-16 |
| KR20140098792A (ko) | 2014-08-08 |
| ES2575095T3 (es) | 2016-06-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| HUE028961T2 (en) | Memory to read / write multiple memory banks at the same time | |
| EP1096504A1 (en) | Content addressable memory having read/write capabilities that do not interrupt continuous search cycles | |
| WO2006007322B1 (en) | Providing synchronized information to multiple devices | |
| US9026746B2 (en) | Signal control device and signal control method | |
| US7512723B2 (en) | Queued interface devices, multi-core peripheral systems, and methods for sharing a peripheral in a multi-core system | |
| KR101153712B1 (ko) | 멀티-포트 ｓｄｒａｍ 엑세스 제어장치와 제어방법 | |
| CN101271434B (zh) | 用于执行多周期仲裁的数据处理装置和方法 | |
| US5132973A (en) | Testable embedded RAM arrays for bus transaction buffering | |
| US20100023820A1 (en) | Asynchronous Communication Apparatus Using JTAG Test Data Registers | |
| US6263425B1 (en) | Circuit that implements semaphores in a multiprocessor environment without reliance on atomic test and set operations of the processor cores | |
| US20080022142A1 (en) | Multiprocessor System, Synchronization Control Apparatus and Synchronization Control Method | |
| KR100694095B1 (ko) | 버스 연결 방법 및 장치 | |
| CN110265075A (zh) | 一种内存接口的控制方法和系统 | |
| WO2003052589A3 (en) | Method for data processing in a multi-processor data processing system and a corresponding data processing system | |
| US10725916B2 (en) | Maintaining data coherency utilizing a holding stage memory component | |
| JPH04192192A (ja) | マルチポートメモリ制御回路 | |
| KR20060015917A (ko) | 복수개의 기능블럭을 제어하는 제어시스템 | |
| US6216221B1 (en) | Method and apparatus for expanding instructions | |
| KR100217743B1 (ko) | 공유메모리 접속장치 및 그 접속방법 | |
| US6944698B2 (en) | Method and apparatus for providing bus arbitrations in a data processing system | |
| JPH0786809B2 (ja) | 外部記憶装置の多重化制御方式 | |
| JPH02173844A (ja) | 記憶制御方式 | |
| JPH07200349A (ja) | アドレストレース方式 | |
| JP2005071075A (ja) | バスブリッジ回路 | |
| JPS62222340A (ja) | デユアル・ポ−ト・メモリ |