HK84692A - Integrated semiconductor circuit with a dynamic read-write memory - Google Patents

Integrated semiconductor circuit with a dynamic read-write memory

Info

Publication number
HK84692A
HK84692A HK846/92A HK84692A HK84692A HK 84692 A HK84692 A HK 84692A HK 846/92 A HK846/92 A HK 846/92A HK 84692 A HK84692 A HK 84692A HK 84692 A HK84692 A HK 84692A
Authority
HK
Hong Kong
Prior art keywords
memory
address strobe
data output
column address
addressing
Prior art date
Application number
HK846/92A
Other languages
English (en)
Inventor
Juergen Ing Grad Wawersig
Dieter Dipl-Ing Kantz
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of HK84692A publication Critical patent/HK84692A/xx

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1021—Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
    • G11C7/1024—Extended data output [EDO] mode, i.e. keeping output buffer enabled during an extended period of time
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
    • G11C7/1033—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers using data registers of which only one stage is addressed for sequentially outputting data from a predetermined number of stages, e.g. nibble read-write mode
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
HK846/92A 1982-11-24 1992-10-29 Integrated semiconductor circuit with a dynamic read-write memory HK84692A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19823243496 DE3243496A1 (de) 1982-11-24 1982-11-24 Integrierte halbleiterschaltung mit einem dynamischen schreib-lese-speicher

Publications (1)

Publication Number Publication Date
HK84692A true HK84692A (en) 1992-11-06

Family

ID=6178931

Family Applications (1)

Application Number Title Priority Date Filing Date
HK846/92A HK84692A (en) 1982-11-24 1992-10-29 Integrated semiconductor circuit with a dynamic read-write memory

Country Status (6)

Country Link
US (1) US4602353A (xx)
EP (1) EP0111741B1 (xx)
JP (1) JPS59110094A (xx)
AT (1) ATE35477T1 (xx)
DE (2) DE3243496A1 (xx)
HK (1) HK84692A (xx)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0125699A3 (en) * 1983-05-17 1986-10-08 Kabushiki Kaisha Toshiba Data output circuit for dynamic memory device
JPS60117492A (ja) * 1983-11-29 1985-06-24 Fujitsu Ltd 半導体記憶装置
JPS60136086A (ja) * 1983-12-23 1985-07-19 Hitachi Ltd 半導体記憶装置
GB8401804D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Data storage apparatus
JPS61110399A (ja) * 1984-11-05 1986-05-28 Toshiba Corp ダイナミツクメモリのデ−タ出力回路
JPS6363200A (ja) * 1986-09-03 1988-03-19 Mitsubishi Electric Corp 半導体記憶装置
US4792929A (en) * 1987-03-23 1988-12-20 Zenith Electronics Corporation Data processing system with extended memory access
JPH0752583B2 (ja) * 1987-11-30 1995-06-05 株式会社東芝 半導体メモリ
KR920000962B1 (ko) * 1989-05-26 1992-01-31 삼성전자 주식회사 반도체 메모리 장치의 데이터 출력단 전압레벨 조절회로
JPH0828820B2 (ja) * 1990-05-28 1996-03-21 村田機械株式会社 画像データ符号化回路
EP0607668B1 (en) * 1993-01-21 1999-03-03 Advanced Micro Devices, Inc. Electronic memory system and method
US5488581A (en) * 1993-10-28 1996-01-30 Fujitsu Limited Semiconductor memory device
JPH08315567A (ja) * 1995-05-22 1996-11-29 Mitsubishi Electric Corp 半導体記憶装置
US6022094A (en) * 1995-09-27 2000-02-08 Lexmark International, Inc. Memory expansion circuit for ink jet print head identification circuit
US5699530A (en) * 1995-10-03 1997-12-16 Intel Corporation Circular RAM-based first-in/first-out buffer employing interleaved storage locations and cross pointers
DE10330825A1 (de) * 2003-07-08 2005-06-23 Infineon Technologies Ag Integrierter Schaltkreis
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
US9159383B2 (en) 2012-04-11 2015-10-13 Micron Technology, Inc. Signal management in a memory device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3969706A (en) * 1974-10-08 1976-07-13 Mostek Corporation Dynamic random access memory misfet integrated circuit
JPS5920193B2 (ja) * 1977-08-17 1984-05-11 三菱電機株式会社 スタテイックランダムアクセスメモリの出力バッファ回路
JPS5521309A (en) * 1978-07-26 1980-02-15 Unic Corp Remoteecontrolling apparatus for hydraulic crane
JPS55132595A (en) * 1979-04-04 1980-10-15 Nec Corp Semiconductor circuit
JPS5625290A (en) * 1979-08-07 1981-03-11 Nec Corp Semiconductor circuit
JPS56101694A (en) * 1980-01-18 1981-08-14 Nec Corp Semiconductor circuit
JPS5951073B2 (ja) * 1980-03-27 1984-12-12 富士通株式会社 半導体記憶装置
DE3134065A1 (de) * 1981-08-28 1983-03-10 Mannesmann Rexroth GmbH, 8770 Lohr Druckregelventil
JPS58222479A (ja) * 1982-06-18 1983-12-24 Hitachi Ltd 半導体メモリのデ−タ読み出し方式

Also Published As

Publication number Publication date
DE3243496A1 (de) 1984-05-24
EP0111741B1 (de) 1988-06-29
EP0111741A3 (en) 1985-05-22
JPH0450679B2 (xx) 1992-08-14
JPS59110094A (ja) 1984-06-25
DE3377244D1 (en) 1988-08-04
US4602353A (en) 1986-07-22
ATE35477T1 (de) 1988-07-15
EP0111741A2 (de) 1984-06-27

Similar Documents

Publication Publication Date Title
DE3377244D1 (en) Integrated semiconductor circuit with a dynamic read-write memory
US4130900A (en) Memory with common read/write data line and write-in latch circuit
JP2942610B2 (ja) メモリ・モジュール
MY102152A (en) Semiconductor memory device
KR920013446A (ko) 블럭라이트 기능을 구비하는 반도체기억장치
DE3176222D1 (en) Redundancy scheme for a dynamic ram
GB1580415A (en) Random access memory
EP0051292A3 (en) Display device
DE3789537D1 (de) Matrix-Wortorganisiertes Speichersystem.
JPS5760586A (en) Random access memory
GB1468783A (en) Memory systems
EP0120458A3 (en) Integrated dynamic read/write memory
JPS57111893A (en) Relieving system of defective memory
GB2165066B (en) Video data storage
JPS5785255A (en) Memory storage for integrated circuit
JPS56156988A (en) Refresh system for nonvolatile memory
US4386421A (en) Memory device
DE3377435D1 (en) Digital memory
JPH0233799A (ja) 半導体記録装置のデコード方法およびその装置
JPS5715286A (en) Memory device
KR870009294A (ko) 비트 슬라이스 프로세서용 레지스터 파일
JPS578980A (en) Memory device
JPS57195374A (en) Sequential access storage device
KR880002304Y1 (ko) Dram의 행열 어드레스 선택회로
JPS56159885A (en) Storage device

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)