HK23796A - Microcomputer system incorporating a cache subsystem using posted writes - Google Patents
Microcomputer system incorporating a cache subsystem using posted writesInfo
- Publication number
- HK23796A HK23796A HK23796A HK23796A HK23796A HK 23796 A HK23796 A HK 23796A HK 23796 A HK23796 A HK 23796A HK 23796 A HK23796 A HK 23796A HK 23796 A HK23796 A HK 23796A
- Authority
- HK
- Hong Kong
- Prior art keywords
- data
- microprocessor
- unit
- bus
- cache controller
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Microcomputers (AREA)
- Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
- Preparation Of Compounds By Using Micro-Organisms (AREA)
- Hardware Redundancy (AREA)
- Compositions Of Macromolecular Compounds (AREA)
- Peptides Or Proteins (AREA)
- Medicines Containing Material From Animals Or Micro-Organisms (AREA)
- Information Transfer Systems (AREA)
- Bus Control (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Mobile Radio Communication Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US19889388A | 1988-05-26 | 1988-05-26 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| HK23796A true HK23796A (en) | 1996-02-16 |
Family
ID=22735311
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| HK23796A HK23796A (en) | 1988-05-26 | 1996-02-08 | Microcomputer system incorporating a cache subsystem using posted writes |
Country Status (24)
| Country | Link |
|---|---|
| EP (1) | EP0343768B1 (sv) |
| JP (1) | JPH0218640A (sv) |
| KR (1) | KR930001585B1 (sv) |
| CN (1) | CN1019153B (sv) |
| AT (1) | ATE125051T1 (sv) |
| AU (1) | AU611288B2 (sv) |
| BE (1) | BE1002652A4 (sv) |
| BR (1) | BR8902381A (sv) |
| CA (1) | CA1314330C (sv) |
| DE (2) | DE68923402T2 (sv) |
| DK (1) | DK189789A (sv) |
| ES (1) | ES2075044T3 (sv) |
| FI (1) | FI891785A (sv) |
| FR (1) | FR2632095A1 (sv) |
| GB (1) | GB2219107A (sv) |
| HK (1) | HK23796A (sv) |
| IT (1) | IT1230190B (sv) |
| MX (1) | MX171667B (sv) |
| MY (1) | MY108557A (sv) |
| NL (1) | NL8901255A (sv) |
| NO (1) | NO174984C (sv) |
| NZ (1) | NZ228784A (sv) |
| PT (1) | PT90632B (sv) |
| SE (1) | SE8901305L (sv) |
-
1989
- 1989-03-03 DE DE68923402T patent/DE68923402T2/de not_active Expired - Fee Related
- 1989-03-03 EP EP89302135A patent/EP0343768B1/en not_active Expired - Lifetime
- 1989-03-03 ES ES89302135T patent/ES2075044T3/es not_active Expired - Lifetime
- 1989-03-03 AT AT89302135T patent/ATE125051T1/de not_active IP Right Cessation
- 1989-03-03 GB GB8904918A patent/GB2219107A/en not_active Withdrawn
- 1989-03-25 DE DE3909909A patent/DE3909909A1/de active Granted
- 1989-04-11 FR FR8905076A patent/FR2632095A1/fr active Pending
- 1989-04-11 SE SE8901305A patent/SE8901305L/sv not_active Application Discontinuation
- 1989-04-14 FI FI891785A patent/FI891785A/fi not_active Application Discontinuation
- 1989-04-18 NO NO891582A patent/NO174984C/no unknown
- 1989-04-18 NZ NZ228784A patent/NZ228784A/en unknown
- 1989-04-19 DK DK189789A patent/DK189789A/da not_active Application Discontinuation
- 1989-04-20 BE BE8900438A patent/BE1002652A4/fr not_active IP Right Cessation
- 1989-04-25 CN CN89102629A patent/CN1019153B/zh not_active Expired
- 1989-04-26 CA CA000597891A patent/CA1314330C/en not_active Expired - Fee Related
- 1989-04-26 MY MYPI89000550A patent/MY108557A/en unknown
- 1989-04-26 KR KR1019890005469A patent/KR930001585B1/ko not_active IP Right Cessation
- 1989-05-05 AU AU34098/89A patent/AU611288B2/en not_active Ceased
- 1989-05-12 JP JP1117621A patent/JPH0218640A/ja active Pending
- 1989-05-19 NL NL8901255A patent/NL8901255A/nl not_active Application Discontinuation
- 1989-05-23 PT PT90632A patent/PT90632B/pt not_active IP Right Cessation
- 1989-05-24 BR BR898902381A patent/BR8902381A/pt unknown
- 1989-05-24 IT IT8920625A patent/IT1230190B/it active
- 1989-05-26 MX MX016202A patent/MX171667B/es unknown
-
1996
- 1996-02-08 HK HK23796A patent/HK23796A/xx not_active IP Right Cessation
Also Published As
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4527233A (en) | Addressable buffer circuit with address incrementer independently clocked by host computer and external storage device controller | |
| MY104738A (en) | Control of pipeland operation in a microcomputer system employing dynamic bus sizing with 80386 processor and 82385 cache controller. | |
| MY109414A (en) | Bus interface logic for computer system having dual bus architecture | |
| EP0817061A3 (en) | Method for increasing the data storage rate of a computer system | |
| GB1449229A (en) | Data processing system and method therefor | |
| EP0382358A3 (en) | Full address and odd boundary direct memory access controller | |
| ES2144488T3 (es) | Sistema de tratamiento de datos que emplea coherencia de antememoria empleando un protocolo de escrutinio. | |
| GB8904918D0 (en) | Microcomputer system incorporating a cache subsystem using posted writes | |
| KR970059914A (ko) | 플래시 메모리 시스템 | |
| KR950012514B1 (ko) | 이중포트 지원 및 vme인터페이스를 위한 버퍼램제어기 | |
| JPS56129964A (en) | Duplicate file control system | |
| KR900006855A (ko) | 프로세스가 있는 보오드의 상태 추적장치 | |
| SU985779A1 (ru) | Устройство дл управлени печатью | |
| JPS6444535A (en) | Data buffer device | |
| JPS6455266A (en) | External character font register data recorder | |
| KR950033853A (ko) | 고속정보전송이 가능한 인터페이스회로를 갖는 컴퓨터시스템 | |
| JP3097083B2 (ja) | データ処理装置 | |
| JPH02123450A (ja) | 情報処理システム | |
| JPS60245013A (ja) | メモリ初期化回路 | |
| KR890010724A (ko) | 마이크로 프로세서간의 억세스 중재 제어 시스템 | |
| JPS6433649A (en) | Address error detecting system | |
| JPS6484380A (en) | Image data input/output device | |
| JPS6482164A (en) | Communication system | |
| JPS61198356A (ja) | マルチプロセツサ・システム | |
| JPS55121554A (en) | Information processing system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PC | Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee) |