JPS55121554A - Information processing system - Google Patents
Information processing systemInfo
- Publication number
- JPS55121554A JPS55121554A JP2842979A JP2842979A JPS55121554A JP S55121554 A JPS55121554 A JP S55121554A JP 2842979 A JP2842979 A JP 2842979A JP 2842979 A JP2842979 A JP 2842979A JP S55121554 A JPS55121554 A JP S55121554A
- Authority
- JP
- Japan
- Prior art keywords
- write
- via control
- contents
- registers
- control lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Retry When Errors Occur (AREA)
Abstract
PURPOSE: To make it possible to initialize a write buffer when a fault occurs by storing the write buffer with data to be written in a main memory unit supplied through a sequence of operations, the retry unit of a processor, during a period of the retry unit and then by leaving the content of the main memory unit unchanged.
CONSTITUTION: Write control circuit 300, when processor 10 indicates its initialization via control line 102, sends an initialization indication via control lines 3001W 3008 to clear the contents of write address registers 101W104, and write data registers 111W114, thereby emptying rite buffer 100. Once a write operation indication is supplied via control line 1002, registers 111W114 are indicated via control lines 3001W3007 that the contents supplied via buses 1005W1131 should be inputted, namely, the contents should be shifted, stage by stage. At the same time, registers 101W104 are indicated via control lines 3002W3008 that the contents supplied via buses 1004W1031 respectively should be inputted and shifted.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2842979A JPS55121554A (en) | 1979-03-12 | 1979-03-12 | Information processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2842979A JPS55121554A (en) | 1979-03-12 | 1979-03-12 | Information processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55121554A true JPS55121554A (en) | 1980-09-18 |
Family
ID=12248409
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2842979A Pending JPS55121554A (en) | 1979-03-12 | 1979-03-12 | Information processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55121554A (en) |
-
1979
- 1979-03-12 JP JP2842979A patent/JPS55121554A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5582359A (en) | Microprogram test unit | |
JPS5528644A (en) | Memory unit | |
JPS5447438A (en) | Control system for scratch memory | |
JPS55134442A (en) | Data transfer unit | |
JPS55121554A (en) | Information processing system | |
JPS54122059A (en) | Inter-processor information transfer system | |
JPS5533282A (en) | Buffer control system | |
JPS57200985A (en) | Buffer memory device | |
JPS5567999A (en) | Memory unit | |
JPS55105884A (en) | Address conversion device | |
JPS5474644A (en) | Control system of microprogram | |
JPS567162A (en) | Memory sharing device for arithmetic control unit | |
JPS5672751A (en) | Data transfer buffer unit | |
JPS5553743A (en) | Address control system | |
JPS5663652A (en) | Information processing unit | |
JPS5636743A (en) | Microprogram controller | |
JPS5564693A (en) | Buffer memory unit | |
JPS57150043A (en) | Information processor | |
GB2036392A (en) | Computer system having enhancement circuitry for memory accessing | |
JPS5580896A (en) | Memory initial setting system | |
JPS5697164A (en) | Test and set and test and reset system | |
JPS55146551A (en) | Information processing unit | |
JPS5537625A (en) | Data storing read system | |
JPS5613575A (en) | Memory system | |
JPS57196329A (en) | Program loading system |