HK1147351A1 - Formation of thin layers of gaas and germanium materials - Google Patents

Formation of thin layers of gaas and germanium materials

Info

Publication number
HK1147351A1
HK1147351A1 HK11101460A HK11101460A HK1147351A1 HK 1147351 A1 HK1147351 A1 HK 1147351A1 HK 11101460 A HK11101460 A HK 11101460A HK 11101460 A HK11101460 A HK 11101460A HK 1147351 A1 HK1147351 A1 HK 1147351A1
Authority
HK
Hong Kong
Prior art keywords
gaas
formation
thin layers
germanium materials
germanium
Prior art date
Application number
HK11101460A
Other languages
English (en)
Inventor
Robert Cameron Harper
Original Assignee
Iqe Silicon Compounds Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Iqe Silicon Compounds Ltd filed Critical Iqe Silicon Compounds Ltd
Publication of HK1147351A1 publication Critical patent/HK1147351A1/xx

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/185Joining of semiconductor bodies for junction formation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2015Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate the substrate being of crystalline semiconductor material, e.g. lattice adaptation, heteroepitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/184Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02387Group 13/15 materials
    • H01L21/02395Arsenides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/02546Arsenides
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/544Solar cells from Group III-V materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Electromagnetism (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Recrystallisation Techniques (AREA)
  • Photovoltaic Devices (AREA)
HK11101460A 2009-02-19 2011-02-15 Formation of thin layers of gaas and germanium materials HK1147351A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB0902848A GB2467935B (en) 2009-02-19 2009-02-19 Formation of thin layers of GaAs and germanium materials

Publications (1)

Publication Number Publication Date
HK1147351A1 true HK1147351A1 (en) 2011-08-26

Family

ID=40565411

Family Applications (1)

Application Number Title Priority Date Filing Date
HK11101460A HK1147351A1 (en) 2009-02-19 2011-02-15 Formation of thin layers of gaas and germanium materials

Country Status (9)

Country Link
US (1) US9048289B2 (xx)
EP (1) EP2399286B1 (xx)
JP (1) JP2012518290A (xx)
CN (1) CN102388448B (xx)
ES (1) ES2590657T3 (xx)
GB (1) GB2467935B (xx)
HK (1) HK1147351A1 (xx)
TW (1) TW201041015A (xx)
WO (1) WO2010094920A1 (xx)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0917747D0 (en) 2009-10-09 2009-11-25 Univ Glasgow Intermediate band semiconductor photovoltaic devices, uses thereof and methods for their manufacture
US8927318B2 (en) * 2011-06-14 2015-01-06 International Business Machines Corporation Spalling methods to form multi-junction photovoltaic structure
EP2745329B1 (en) 2011-08-29 2018-09-19 IQE Plc. Photovoltaic device
JP5758257B2 (ja) * 2011-09-30 2015-08-05 シャープ株式会社 化合物半導体太陽電池製造用積層体、化合物半導体太陽電池およびその製造方法
CN103311172A (zh) 2012-03-16 2013-09-18 中芯国际集成电路制造(上海)有限公司 Soi衬底的形成方法
JPWO2013187076A1 (ja) * 2012-06-15 2016-02-04 住友化学株式会社 半導体基板、半導体基板の製造方法および複合基板の製造方法
WO2013187079A1 (ja) * 2012-06-15 2013-12-19 住友化学株式会社 複合基板の製造方法および複合基板
WO2013187078A1 (ja) * 2012-06-15 2013-12-19 住友化学株式会社 半導体基板、半導体基板の製造方法および複合基板の製造方法
CN102738060B (zh) * 2012-07-02 2014-04-23 中国科学院上海微系统与信息技术研究所 一种goi晶片结构的制备方法
CN103107238B (zh) * 2012-12-06 2016-03-23 杭州赛昂电力有限公司 单晶硅太阳能电池及其制作方法
CN103050432B (zh) * 2012-12-20 2015-08-19 中国科学院上海微系统与信息技术研究所 一种GaAsOI结构及Ⅲ-ⅤOI结构的制备方法
US9105689B1 (en) * 2014-03-24 2015-08-11 Silanna Semiconductor U.S.A., Inc. Bonded semiconductor structure with SiGeC layer as etch stop
US9466701B2 (en) * 2014-04-03 2016-10-11 GlobalFoundries, Inc. Processes for preparing integrated circuits with improved source/drain contact structures and integrated circuits prepared according to such processes
US9349809B1 (en) * 2014-11-14 2016-05-24 International Business Machines Corporation Aspect ratio trapping and lattice engineering for III/V semiconductors
WO2017065692A1 (en) * 2015-10-13 2017-04-20 Nanyang Technological University Method of manufacturing a germanium-on-insulator substrate
US10923379B2 (en) * 2017-02-15 2021-02-16 Lam Research Corporation Methods for controlling clamping of insulator-type substrate on electrostatic-type substrate support structure
CN108598218B (zh) * 2018-04-26 2020-08-11 上海空间电源研究所 一种外延层刚性-柔性衬底无机键合转移方法

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU7731575A (en) * 1974-01-18 1976-07-15 Nat Patent Dev Corp Heterojunction devices
US4171235A (en) 1977-12-27 1979-10-16 Hughes Aircraft Company Process for fabricating heterojunction structures utilizing a double chamber vacuum deposition system
US4370510A (en) 1980-09-26 1983-01-25 California Institute Of Technology Gallium arsenide single crystal solar cell structure and method of making
JP2705283B2 (ja) 1990-06-14 1998-01-28 日立電線株式会社 積層型太陽電池及びその製造方法
US6281426B1 (en) 1997-10-01 2001-08-28 Midwest Research Institute Multi-junction, monolithic solar cell using low-band-gap materials lattice matched to GaAs or Ge
US6380601B1 (en) 1999-03-29 2002-04-30 Hughes Electronics Corporation Multilayer semiconductor structure with phosphide-passivated germanium substrate
US6340788B1 (en) 1999-12-02 2002-01-22 Hughes Electronics Corporation Multijunction photovoltaic cells and panels using a silicon or silicon-germanium active substrate cell for space and terrestrial applications
KR100429869B1 (ko) * 2000-01-07 2004-05-03 삼성전자주식회사 매몰 실리콘 저머늄층을 갖는 cmos 집적회로 소자 및기판과 그의 제조방법
US6750130B1 (en) * 2000-01-20 2004-06-15 Amberwave Systems Corporation Heterointegration of materials using deposition and bonding
US7339109B2 (en) 2000-06-20 2008-03-04 Emcore Corporation Apparatus and method for optimizing the efficiency of germanium junctions in multi-junction solar cells
WO2002015244A2 (en) * 2000-08-16 2002-02-21 Massachusetts Institute Of Technology Process for producing semiconductor article using graded expitaxial growth
US6890835B1 (en) 2000-10-19 2005-05-10 International Business Machines Corporation Layer transfer of low defect SiGe using an etch-back process
WO2002082514A1 (en) 2001-04-04 2002-10-17 Massachusetts Institute Of Technology A method for semiconductor device fabrication
US7202139B2 (en) * 2002-02-07 2007-04-10 Taiwan Semiconductor Manufacturing Company , Ltd. MOSFET device with a strained channel
US20030186521A1 (en) * 2002-03-29 2003-10-02 Kub Francis J. Method of transferring thin film functional material to a semiconductor substrate or optimized substrate using a hydrogen ion splitting technique
US8067687B2 (en) 2002-05-21 2011-11-29 Alliance For Sustainable Energy, Llc High-efficiency, monolithic, multi-bandgap, tandem photovoltaic energy converters
US6995430B2 (en) * 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US7594967B2 (en) * 2002-08-30 2009-09-29 Amberwave Systems Corporation Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy
WO2004054003A1 (en) 2002-12-05 2004-06-24 Blue Photonics, Inc. High efficiency, monolithic multijunction solar cells containing lattice-mismatched materials and methods of forming same
US6995427B2 (en) * 2003-01-29 2006-02-07 S.O.I.Tec Silicon On Insulator Technologies S.A. Semiconductor structure for providing strained crystalline layer on insulator and method for fabricating same
JP4853990B2 (ja) * 2003-01-29 2012-01-11 ソイテック 絶縁体上に歪み結晶層を製造する方法、前記方法による半導体構造及び製造された半導体構造
US20050124137A1 (en) * 2003-05-07 2005-06-09 Canon Kabushiki Kaisha Semiconductor substrate and manufacturing method therefor
US7279369B2 (en) * 2003-08-21 2007-10-09 Intel Corporation Germanium on insulator fabrication via epitaxial germanium bonding
ATE405947T1 (de) 2003-09-26 2008-09-15 Soitec Silicon On Insulator Verfahren zur herstellung vonn substraten für epitakitisches wachstum
KR100596093B1 (ko) * 2003-12-17 2006-06-30 주식회사 실트론 에스오아이 웨이퍼의 제조 방법
FR2867310B1 (fr) * 2004-03-05 2006-05-26 Soitec Silicon On Insulator Technique d'amelioration de la qualite d'une couche mince prelevee
WO2005104192A2 (en) * 2004-04-21 2005-11-03 California Institute Of Technology A METHOD FOR THE FABRICATION OF GaAs/Si AND RELATED WAFER BONDED VIRTUAL SUBSTRATES
WO2006015185A2 (en) 2004-07-30 2006-02-09 Aonex Technologies, Inc. GaInP/GaAs/Si TRIPLE JUNCTION SOLAR CELL ENABLED BY WAFER BONDING AND LAYER TRANSFER
WO2006037783A1 (fr) * 2004-10-04 2006-04-13 S.O.I.Tec Silicon On Insulator Technologies Procédé de transfert d'une couche mince comprenant une perturbation controlée d'une structure cristalline
US7282425B2 (en) * 2005-01-31 2007-10-16 International Business Machines Corporation Structure and method of integrating compound and elemental semiconductors for high-performance CMOS
EP1763069B1 (en) * 2005-09-07 2016-04-13 Soitec Method for forming a semiconductor heterostructure
US8017862B2 (en) 2005-10-21 2011-09-13 Sumco Solar Corporation Solar-cell single-crystal silicon substrate, solar cell element, and method for producing the same
US7811382B2 (en) * 2006-05-30 2010-10-12 Freescale Semiconductor, Inc. Method for forming a semiconductor structure having a strained silicon layer
FR2915625B1 (fr) * 2007-04-27 2009-10-02 Soitec Silicon On Insulator Procede de transfert d'une couche epitaxiale
EP2168172B1 (en) 2007-07-03 2019-05-22 Microlink Devices, Inc. Methods for fabricating thin film iii-v compound solar cell
WO2009135078A2 (en) 2008-04-30 2009-11-05 The Regents Of The University Of California Method and apparatus for fabricating optoelectromechanical devices by structural transfer using re-usable substrate
WO2010075606A1 (en) 2008-12-29 2010-07-08 Shaun Joseph Cunningham Improved photo-voltaic device
GB2467934B (en) 2009-02-19 2013-10-30 Iqe Silicon Compounds Ltd Photovoltaic cell

Also Published As

Publication number Publication date
WO2010094920A1 (en) 2010-08-26
GB2467935B (en) 2013-10-30
GB2467935A (en) 2010-08-25
US9048289B2 (en) 2015-06-02
GB0902848D0 (en) 2009-04-08
US20110303291A1 (en) 2011-12-15
JP2012518290A (ja) 2012-08-09
TW201041015A (en) 2010-11-16
ES2590657T3 (es) 2016-11-23
EP2399286A1 (en) 2011-12-28
CN102388448A (zh) 2012-03-21
EP2399286B1 (en) 2016-06-08
CN102388448B (zh) 2015-08-05

Similar Documents

Publication Publication Date Title
HK1147351A1 (en) Formation of thin layers of gaas and germanium materials
EP2523572A4 (en) Intermediate layer of friction decreasing material
SG10201910741XA (en) Silicon and silicon germanium nanowire structures
IL225484A0 (en) Anti-48cd antibodies and their uses
EP2533629A4 (en) METHODS AND MATERIALS FOR THE PRODUCTION OF TRANSGENIC ARTIODACTYLES
EP2750876A4 (en) MULTILAYER MATERIAL AND CONTAINER AND MANUFACTURING METHOD THEREFOR
EP2543072A4 (en) STRUCTURES AND METHOD FOR PRODUCING DOUBLE GATE DEVICES
EP2755227A4 (en) NITRIDE SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREFOR
EP2622663A4 (en) PIEZOELECTRIC MATERIALS ON SILK BASE
PL2445715T3 (pl) Laminowany materiał i sposób jego wytwarzania
EP2562836A4 (en) PIEZOELECTRIC ACTUATOR AND METHOD FOR MANUFACTURING THE SAME
IL227744A0 (en) New composite materials and methods for their production
SG11201403654XA (en) Cost-effective single crystal multi-stake actuator and method of manufacture
GB0908206D0 (en) Photonic crystal structure and method of formation thereof
EP2377148A4 (en) METHOD FOR FORMING A TRIGGER STACK AND ITS STRUCTURE
GB201008668D0 (en) Heatsink and method of fabricating same
BR112013014446A2 (pt) material e produto de amortecimento de camada limitada
GB0916510D0 (en) Deposition of materials
HK1179889A1 (en) Gep antibody and uses thereof gep
GB2486365B (en) Laminating material and method of manufacturing
EP2683548A4 (en) PACKAGING AND MATERIALS FOR MANUFACTURING
EP2769421A4 (en) PIEZOELECTRIC MATERIALS AND METHODS FOR CONTROLLING PROPERTIES
PL2509876T3 (pl) Karton i sposób jego wytwarzania
SG10201509233SA (en) Actuator and method of manufacture thereof
ZA201107291B (en) Transport of materials

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20210216