HK1072497A1 - Method for forming a cavity structure on soil substrate - Google Patents

Method for forming a cavity structure on soil substrate

Info

Publication number
HK1072497A1
HK1072497A1 HK05105143A HK05105143A HK1072497A1 HK 1072497 A1 HK1072497 A1 HK 1072497A1 HK 05105143 A HK05105143 A HK 05105143A HK 05105143 A HK05105143 A HK 05105143A HK 1072497 A1 HK1072497 A1 HK 1072497A1
Authority
HK
Hong Kong
Prior art keywords
layer
cavities
silicon
etched
windows
Prior art date
Application number
HK05105143A
Other languages
English (en)
Inventor
Jyrki Kiihamaeki
Original Assignee
Valtion Teknillinen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Valtion Teknillinen filed Critical Valtion Teknillinen
Publication of HK1072497A1 publication Critical patent/HK1072497A1/xx

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00023—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems without movable or flexible elements
    • B81C1/00047—Cavities
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00388—Etch mask forming
    • B81C1/00412—Mask characterised by its behaviour during the etching process, e.g. soluble masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76286—Lateral isolation by refilling of trenches with polycristalline material
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00—Manufacture or treatment of microstructural devices or systems
    • B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0111—Bulk micromachining
    • B81C2201/0115—Porous silicon
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00—Forming microstructural systems
    • B81C2203/01—Packaging MEMS
    • B81C2203/0145—Hermetically sealing an opening in the lid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Analytical Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Pressure Sensors (AREA)
  • Micromachines (AREA)
  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)
HK05105143A 2001-10-01 2005-06-21 Method for forming a cavity structure on soil substrate HK1072497A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI20011922A FI114755B (fi) 2001-10-01 2001-10-01 Menetelmä ontelorakenteen muodostamiseksi SOI-kiekolle sekä SOI-kiekon ontelorakenne
PCT/FI2002/000772 WO2003030234A1 (en) 2001-10-01 2002-09-27 Method for forming a cavity structure on soi substrate and cavity structure formed on soi substrate

Publications (1)

Publication Number Publication Date
HK1072497A1 true HK1072497A1 (en) 2005-08-26

Family

ID=8561984

Family Applications (1)

Application Number Title Priority Date Filing Date
HK05105143A HK1072497A1 (en) 2001-10-01 2005-06-21 Method for forming a cavity structure on soil substrate

Country Status (8)

Country Link
US (1) US6930366B2 (ko)
EP (1) EP1433199B1 (ko)
JP (1) JP2005504644A (ko)
KR (1) KR100889115B1 (ko)
CN (1) CN1288724C (ko)
FI (1) FI114755B (ko)
HK (1) HK1072497A1 (ko)
WO (1) WO2003030234A1 (ko)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7625603B2 (en) * 2003-11-14 2009-12-01 Robert Bosch Gmbh Crack and residue free conformal deposited silicon oxide with predictable and uniform etching characteristics
WO2005089348A2 (en) * 2004-03-15 2005-09-29 Georgia Tech Research Corporation Packaging for micro electro-mechanical systems and methods of fabricating thereof
US7292111B2 (en) * 2004-04-26 2007-11-06 Northrop Grumman Corporation Middle layer of die structure that comprises a cavity that holds an alkali metal
JP4534622B2 (ja) * 2004-06-23 2010-09-01 ソニー株式会社 機能素子およびその製造方法、流体吐出ヘッド、並びに印刷装置
KR100579490B1 (ko) * 2004-09-20 2006-05-15 삼성전자주식회사 실리콘 절연체 실리콘 구조물 및 그 제조방법
US7303936B2 (en) * 2005-04-13 2007-12-04 Delphi Technologies, Inc. Method for forming anti-stiction bumps on a micro-electro mechanical structure
CN101456532B (zh) * 2005-07-04 2012-06-20 俞度立 微涡卷叶片及微涡卷基板的制造方法
DE102008002332B4 (de) * 2008-06-10 2017-02-09 Robert Bosch Gmbh Verfahren zur Herstellung einer mikromechanischen Membranstruktur mit Zugang von der Substratrückseite
US8877648B2 (en) * 2009-03-26 2014-11-04 Semprius, Inc. Methods of forming printable integrated circuit devices by selective etching to suspend the devices from a handling substrate and devices formed thereby
KR101298114B1 (ko) * 2009-06-02 2013-08-20 한국과학기술원 Mems 또는 mems 소자의 패키지 및 패키징 방법
DE102010006769A1 (de) * 2010-02-04 2014-10-30 Dominik Mösch Verfahren zur Herstellung von kleinen Hohlräumen oder Maskierungen/Strukturen in der Halbleiterindustrie, Mikroelektronik, Mikrosystemtechnik o.ä. anhand von Substanzen mit einem geringen Schmelz- und Siedepunkt
DE102010008044B4 (de) 2010-02-16 2016-11-24 Epcos Ag MEMS-Mikrofon und Verfahren zur Herstellung
CH708827A2 (fr) * 2013-11-08 2015-05-15 Nivarox Sa Pièce de micromécanique creuse, à plusieurs niveaux fonctionnels et monobloc en un matériau à base d'un allotrope synthétique du carbone.
CN103926034B (zh) * 2014-03-25 2016-08-31 慧石（上海）测控科技有限公司 硅压力芯片结构设计及工艺
CN103926028B (zh) * 2014-03-25 2016-05-18 慧石（上海）测控科技有限公司 一种应变片的结构设计及制作工艺
FI128447B (en) 2016-04-26 2020-05-15 Teknologian Tutkimuskeskus Vtt Oy Apparatus associated with analysis of thin film layers and method of making them
CN114267628A (zh) * 2021-03-24 2022-04-01 青岛昇瑞光电科技有限公司 超薄绝缘体上硅（soi）衬底基片及其制备方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2700003B1 (fr) * 1992-12-28 1995-02-10 Commissariat Energie Atomique Procédé de fabrication d'un capteur de pression utilisant la technologie silicium sur isolant et capteur obtenu.
SE9304145D0 (sv) * 1993-12-10 1993-12-10 Pharmacia Lkb Biotech Sätt att tillverka hålrumsstrukturer
US5942802A (en) * 1995-10-09 1999-08-24 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of producing the same
EP0822398B1 (en) 1996-07-31 2003-04-23 STMicroelectronics S.r.l. Integrated piezoresistive pressure sensor and relative fabrication method
US6093330A (en) * 1997-06-02 2000-07-25 Cornell Research Foundation, Inc. Microfabrication process for enclosed microstructures
EP1062684B1 (en) * 1998-01-15 2010-06-09 Cornell Research Foundation, Inc. Trench isolation for micromechanical devices
JP4168497B2 (ja) 1998-10-13 2008-10-22 株式会社デンソー 半導体力学量センサの製造方法
JP2000124469A (ja) * 1998-10-13 2000-04-28 Toyota Central Res & Dev Lab Inc 微小密閉容器及びその製造方法
EP1077475A3 (en) * 1999-08-11 2003-04-02 Applied Materials, Inc. Method of micromachining a multi-part cavity

Also Published As

Publication number Publication date
CN1561539A (zh) 2005-01-05
EP1433199B1 (en) 2013-11-06
FI20011922A0 (fi) 2001-10-01
FI20011922A (fi) 2003-04-02
KR100889115B1 (ko) 2009-03-16
WO2003030234A1 (en) 2003-04-10
US6930366B2 (en) 2005-08-16
US20040248376A1 (en) 2004-12-09
EP1433199A1 (en) 2004-06-30
KR20040037218A (ko) 2004-05-04
CN1288724C (zh) 2006-12-06
FI114755B (fi) 2004-12-15
JP2005504644A (ja) 2005-02-17

Similar Documents

Publication Publication Date Title
HK1072497A1 (en) Method for forming a cavity structure on soil substrate
US5091331A (en) Ultra-thin circuit fabrication by controlled wafer debonding
DE60140379D1 (de) Soi/glas-verfahren zur herstellung von dünnen mikrobearbeiteten strukturen
WO2004021420A3 (en) Fabrication method for a monocrystalline semiconductor layer on a substrate
US4333965A (en) Method of making integrated circuits
EP0867922A3 (en) Semiconductor substrate and method of manufacturing the same
WO2000001010A3 (de) Verfahren zur herstellung von halbleiterbauelementen
CN101523719B (zh) 谐振器及其制造方法
KR880011908A (ko) 반도체 소자 제조방법
WO2002051743A3 (en) Thin silicon micromachined structures
EP0391561A3 (en) Forming wells in semiconductor devices
JPH1041389A (ja) 半導体装置の製造方法
JPS6457717A (en) Manufacture of semiconductor device
JPS618944A (ja) 半導体装置およびその製造方法
JP2880014B2 (ja) シリコン基板のエッチング方法
JPS6430228A (en) Manufacture of semiconductor device
KR970053376A (ko) 반도체 소자의 소자분리막 형성방법
JPS63100780A (ja) 圧力センサの製造方法
GB1440627A (en) Method for manufacturing integrated circuits
GB2332776A (en) Interconnection fabricating method for a semiconductor device
JPS571243A (en) Manufacture of semiconductor device
JPS60254629A (ja) 半導体装置の製造方法
JPH0357216A (ja) 半導体集積回路装置の製造方法
JPH02205340A (ja) 半導体装置の製造方法
JPS6442175A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
PE Patent expired

Effective date: 20220926