GR3017876T3 - Dual port RAM. - Google Patents

Dual port RAM.

Info

Publication number
GR3017876T3
GR3017876T3 GR950402981T GR950402981T GR3017876T3 GR 3017876 T3 GR3017876 T3 GR 3017876T3 GR 950402981 T GR950402981 T GR 950402981T GR 950402981 T GR950402981 T GR 950402981T GR 3017876 T3 GR3017876 T3 GR 3017876T3
Authority
GR
Greece
Prior art keywords
portions
memory location
dual port
port ram
allowing
Prior art date
Application number
GR950402981T
Other languages
English (en)
Inventor
Iii Rudolph Joseph Albachten
Robert William O'dell
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of GR3017876T3 publication Critical patent/GR3017876T3/el

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
GR950402981T 1988-12-19 1995-10-25 Dual port RAM. GR3017876T3 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/286,200 US5014247A (en) 1988-12-19 1988-12-19 System for accessing the same memory location by two different devices

Publications (1)

Publication Number Publication Date
GR3017876T3 true GR3017876T3 (en) 1996-01-31

Family

ID=23097531

Family Applications (1)

Application Number Title Priority Date Filing Date
GR950402981T GR3017876T3 (en) 1988-12-19 1995-10-25 Dual port RAM.

Country Status (7)

Country Link
US (1) US5014247A (el)
EP (1) EP0375194B1 (el)
JP (1) JP2821534B2 (el)
AT (1) ATE126922T1 (el)
DE (1) DE68923944T2 (el)
ES (1) ES2078245T3 (el)
GR (1) GR3017876T3 (el)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5247649A (en) * 1988-05-06 1993-09-21 Hitachi, Ltd. Multi-processor system having a multi-port cache memory
JPH03219345A (ja) * 1990-01-25 1991-09-26 Toshiba Corp 多ポートキャッシュメモリ制御装置
US5341473A (en) * 1990-08-09 1994-08-23 Nec Corporation System of transferring data in a multi-CPU arrangement using address generators
US5826101A (en) * 1990-09-28 1998-10-20 Texas Instruments Incorporated Data processing device having split-mode DMA channel
US5249283A (en) * 1990-12-24 1993-09-28 Ncr Corporation Cache coherency method and apparatus for a multiple path interconnection network
GB9101227D0 (en) * 1991-01-19 1991-02-27 Lucas Ind Plc Method of and apparatus for arbitrating between a plurality of controllers,and control system
DE4129809C2 (de) * 1991-01-28 2000-08-17 Bosch Gmbh Robert Mehrrechnersystem
FR2672140B1 (fr) * 1991-01-28 1996-08-30 Bosch Gmbh Robert Systeme a multicalculateur.
JPH04257048A (ja) * 1991-02-12 1992-09-11 Mitsubishi Electric Corp デュアルポートメモリ
JP2673390B2 (ja) * 1991-03-13 1997-11-05 三菱電機株式会社 マルチポートメモリ
JP3169639B2 (ja) * 1991-06-27 2001-05-28 日本電気株式会社 半導体記憶装置
US5289427A (en) * 1992-07-20 1994-02-22 Motorola, Inc. Multiport memory with write priority detector
EP0596651A1 (en) * 1992-11-02 1994-05-11 National Semiconductor Corporation Network for data communication with isochronous capability
USRE39116E1 (en) 1992-11-02 2006-06-06 Negotiated Data Solutions Llc Network link detection and generation
USRE39395E1 (en) 1992-11-02 2006-11-14 Negotiated Data Solutions Llc Data communication network with transfer port, cascade port and/or frame synchronizing signal
EP0596648A1 (en) 1992-11-02 1994-05-11 National Semiconductor Corporation Network link endpoint capability detection
US5581720A (en) * 1994-04-15 1996-12-03 David Sarnoff Research Center, Inc. Apparatus and method for updating information in a microcode instruction
US5533018A (en) 1994-12-21 1996-07-02 National Semiconductor Corporation Multi-protocol packet framing over an isochronous network
JPH1027150A (ja) 1996-07-09 1998-01-27 Murata Mach Ltd 情報処理装置及び外部装置
DE19909081C2 (de) * 1999-03-02 2003-03-20 Siemens Ag Anordnung zur Übertragung von in mehrere Wörter unterteilten Datensätzen
DE10060124A1 (de) * 2000-12-04 2002-06-13 Siemens Ag Verfahren zum Betrieb eines Datenverarbeitungssystems
US6980481B1 (en) * 2001-12-20 2005-12-27 Lsi Logic Corporatiion Address transition detect control circuit for self timed asynchronous memories
GB0203070D0 (en) * 2002-02-09 2002-03-27 Qinetiq Ltd Multiple write-port memory
US7788669B2 (en) * 2003-05-02 2010-08-31 Microsoft Corporation System for isolating first computing environment from second execution environment while sharing resources by copying data from first portion to second portion of memory
US7483313B2 (en) * 2007-01-31 2009-01-27 Dell Products, Lp Dual ported memory with selective read and write protection
US20080235477A1 (en) * 2007-03-19 2008-09-25 Rawson Andrew R Coherent data mover
US8359437B2 (en) * 2008-05-13 2013-01-22 International Business Machines Corporation Virtual computing memory stacking
US9870318B2 (en) 2014-07-23 2018-01-16 Advanced Micro Devices, Inc. Technique to improve performance of memory copies and stores

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4125877A (en) * 1976-11-26 1978-11-14 Motorola, Inc. Dual port random access memory storage cell
JPS59142799A (ja) * 1983-02-04 1984-08-16 Hitachi Ltd バツクアツプ用蓄電装置付二重化記憶装置
EP0275884B1 (de) * 1987-01-23 1993-05-26 Siemens Aktiengesellschaft Halbleiterspeicher mit wahlfreiem Zugriff über zwei getrennte Ein/Ausgänge

Also Published As

Publication number Publication date
US5014247A (en) 1991-05-07
DE68923944D1 (de) 1995-09-28
ATE126922T1 (de) 1995-09-15
JPH02246092A (ja) 1990-10-01
EP0375194A3 (en) 1991-09-04
DE68923944T2 (de) 1996-04-11
EP0375194A2 (en) 1990-06-27
EP0375194B1 (en) 1995-08-23
JP2821534B2 (ja) 1998-11-05
ES2078245T3 (es) 1995-12-16

Similar Documents

Publication Publication Date Title
GR3017876T3 (en) Dual port RAM.
EP0171859A3 (en) Memory access control device for implementing guarded regions in a memory, and memory provided with such memory access control device
GB2209858B (en) Semiconductor memory device with redundant memory cells
EP0427407A3 (en) Parallel port with direct memory access capabilities
GB2212683B (en) Static random access memories
KR920010820B1 (en) Serial access memory within semiconductor memory devie
EP0284751A3 (en) Cache memory
EP0319432A3 (en) Semiconductor memory device with serial access memory
EP0366530A3 (en) Josephson memory circuit
RO100466B1 (en) Outphasing device
GB8824373D0 (en) Buffer memory arrangement
EP0409274A3 (en) Dynamic memory with a refresh control circuit
DE3463870D1 (en) Semiconductor memory device with reading-writing control circuitry
EP0276852A3 (en) Random access memory device with nibble mode operation
GB2214669B (en) Cache memory
GB8923664D0 (en) Access junctions
GB2209413B (en) Calculator and memory device
EP0116774A3 (en) Semiconductor memory device with a refresh mechanism
GB8817914D0 (en) Storage devices
GB8830428D0 (en) Computer memory structure with bus-size reconfiguration
HK1017577A1 (en) Memory device
FR2617528B1 (fr) Fermeture anti-panique a condamnation active
GB2215098B (en) Memory mapping device
BG47915A1 (en) Multiport operative memory with parallel access
EP0535537A3 (en) Computer system with a cache memory