GB2327273B - Multipurpose test chip input/output circuit - Google Patents
Multipurpose test chip input/output circuitInfo
- Publication number
- GB2327273B GB2327273B GB9809763A GB9809763A GB2327273B GB 2327273 B GB2327273 B GB 2327273B GB 9809763 A GB9809763 A GB 9809763A GB 9809763 A GB9809763 A GB 9809763A GB 2327273 B GB2327273 B GB 2327273B
- Authority
- GB
- United Kingdom
- Prior art keywords
- output circuit
- test chip
- chip input
- multipurpose test
- multipurpose
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318558—Addressing or selecting of subparts of the device under test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318572—Input/Output interfaces
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/863,832 US6407613B1 (en) | 1997-05-27 | 1997-05-27 | Multipurpose test chip input/output circuit |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| GB9809763D0 GB9809763D0 (en) | 1998-07-08 |
| GB2327273A GB2327273A (en) | 1999-01-20 |
| GB2327273B true GB2327273B (en) | 2002-02-13 |
Family
ID=25341893
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB9809763A Expired - Fee Related GB2327273B (en) | 1997-05-27 | 1998-05-07 | Multipurpose test chip input/output circuit |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6407613B1 (enExample) |
| JP (1) | JPH116867A (enExample) |
| DE (1) | DE19805500A1 (enExample) |
| GB (1) | GB2327273B (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040153850A1 (en) * | 2002-12-20 | 2004-08-05 | Schoenborn Zale T. | Apparatus and method for automated electrical validation to detect and analyze worst case SSO condition |
| US7352217B1 (en) * | 2003-06-26 | 2008-04-01 | Marvell Semiconductor Israel Ltd. | Lock phase circuit |
| US7609079B2 (en) * | 2006-03-02 | 2009-10-27 | Dialog Semiconductor Gmbh | Probeless DC testing of CMOS I/O circuits |
| TWI312076B (en) * | 2006-10-19 | 2009-07-11 | Via Tech Inc | Apparatus and related method for chip i/o test |
| TWI304889B (en) * | 2006-10-26 | 2009-01-01 | Via Tech Inc | Method and related apparatus for testing chip |
| US7945827B1 (en) * | 2006-12-28 | 2011-05-17 | Marvell International Technology Ltd. | Method and device for scan chain management of dies reused in a multi-chip package |
| KR100915822B1 (ko) * | 2007-12-11 | 2009-09-07 | 주식회사 하이닉스반도체 | 바운더리 스캔 테스트 회로 및 바운더리 스캔 테스트 방법 |
| CN101713813B (zh) * | 2008-10-06 | 2012-06-06 | 中兴通讯股份有限公司 | 片上系统芯片和对片上系统芯片进行测试的方法 |
| GB2484524A (en) * | 2010-10-14 | 2012-04-18 | Powervation Ltd | Pin programming a power supply controller |
| CN104090225B (zh) * | 2014-07-09 | 2017-02-15 | 四川和芯微电子股份有限公司 | 测试芯片管脚连通性的电路 |
| CN104090226B (zh) * | 2014-07-09 | 2017-01-18 | 四川和芯微电子股份有限公司 | 测试芯片管脚连通性的电路 |
| US11264906B2 (en) * | 2019-12-13 | 2022-03-01 | Analog Devices, Inc. | Compound pin driver controller |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4441075A (en) * | 1981-07-02 | 1984-04-03 | International Business Machines Corporation | Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection |
| EP0398605A2 (en) * | 1989-05-15 | 1990-11-22 | Xilinx, Inc. | Metal-interconnected integrated circuit chip |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3372052B2 (ja) * | 1991-06-06 | 2003-01-27 | テキサス インスツルメンツ インコーポレイテツド | 境界走査集積回路 |
| US5214682A (en) * | 1991-12-27 | 1993-05-25 | Vlsi Technology, Inc. | High resolution digitally controlled oscillator |
| US5534774A (en) * | 1992-04-23 | 1996-07-09 | Intel Corporation | Apparatus for a test access architecture for testing of modules within integrated circuits |
| US6029263A (en) * | 1994-06-30 | 2000-02-22 | Tandem Computers Incorporated | Interconnect testing using non-compatible scan architectures |
| US5592493A (en) * | 1994-09-13 | 1997-01-07 | Motorola Inc. | Serial scan chain architecture for a data processing system and method of operation |
| US5923621A (en) * | 1995-06-07 | 1999-07-13 | Cirrus Logic, Inc. | Clock doubler circuit with duty cycle control |
| US5729678A (en) * | 1996-03-04 | 1998-03-17 | Ag Communication Systems Corporation | Bus monitor system |
-
1997
- 1997-05-27 US US08/863,832 patent/US6407613B1/en not_active Expired - Lifetime
-
1998
- 1998-02-11 DE DE19805500A patent/DE19805500A1/de not_active Withdrawn
- 1998-05-07 GB GB9809763A patent/GB2327273B/en not_active Expired - Fee Related
- 1998-05-12 JP JP10146638A patent/JPH116867A/ja not_active Withdrawn
-
2001
- 2001-11-14 US US09/992,907 patent/US6535049B2/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4441075A (en) * | 1981-07-02 | 1984-04-03 | International Business Machines Corporation | Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection |
| EP0398605A2 (en) * | 1989-05-15 | 1990-11-22 | Xilinx, Inc. | Metal-interconnected integrated circuit chip |
Also Published As
| Publication number | Publication date |
|---|---|
| US20020030531A1 (en) | 2002-03-14 |
| US6535049B2 (en) | 2003-03-18 |
| JPH116867A (ja) | 1999-01-12 |
| DE19805500A1 (de) | 1998-12-03 |
| GB9809763D0 (en) | 1998-07-08 |
| US6407613B1 (en) | 2002-06-18 |
| GB2327273A (en) | 1999-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2340324B (en) | Output buffer circuit achieving stable operation and cost reduction | |
| EP0980145A4 (en) | OUTPUT BUFFER SWITCHING | |
| GB9726278D0 (en) | An input device | |
| GB2331408B (en) | Probe card for testing integrated circuit chips | |
| SG50865A1 (en) | An integrated circuit chip | |
| IL119960A0 (en) | Integrated circuit chip | |
| DE69834756D1 (de) | Eingangsschaltung für eine integrierte Schaltung | |
| EP0689293A3 (en) | Output buffer circuit for different voltages | |
| EP0979417A4 (en) | SINGLE STAGE TWIN FASHION TEST DEVICE FOR INTEGRATED CIRCUIT | |
| GB2327273B (en) | Multipurpose test chip input/output circuit | |
| DE69717893D1 (de) | Ausgangpufferschaltung | |
| DE69508860D1 (de) | Chip-Ausgangstreiberschaltung | |
| EP1018026A4 (en) | LOAD CIRCUIT FOR TESTER FOR INTEGRATED CIRCUIT | |
| DE69501246D1 (de) | Chipausgangstreiberschaltung | |
| TW350574U (en) | Chip component | |
| EP0829966A4 (en) | OUTPUT SWITCHING | |
| DE69939291D1 (de) | Eingangsschaltung | |
| DE69720725D1 (de) | Verbesserte Ausgangsschaltung für integrierte Schaltungen | |
| GB2327161A9 (en) | IC time delay circuit using thermal effects | |
| GB2343069B (en) | An on-chip higher-to-lower voltage input stage | |
| GB9726380D0 (en) | An input device | |
| TW395594U (en) | Output input connecting device | |
| GB2308027B (en) | Integrated circuit output buffer | |
| DE59801878D1 (de) | Eingangsschaltung für eine integrierte schaltung | |
| FR2771853B1 (fr) | Plot de test de circuit integre |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20080507 |