GB2125590B - Data storage with error detection - Google Patents

Data storage with error detection

Info

Publication number
GB2125590B
GB2125590B GB8321372A GB8321372A GB2125590B GB 2125590 B GB2125590 B GB 2125590B GB 8321372 A GB8321372 A GB 8321372A GB 8321372 A GB8321372 A GB 8321372A GB 2125590 B GB2125590 B GB 2125590B
Authority
GB
United Kingdom
Prior art keywords
chips
data storage
error detection
hamming code
driver circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB8321372A
Other versions
GB2125590A (en
GB8321372D0 (en
Inventor
Michael John Ratcliffe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Services Ltd
Original Assignee
Fujitsu Services Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Services Ltd filed Critical Fujitsu Services Ltd
Priority to GB8321372A priority Critical patent/GB2125590B/en
Publication of GB8321372D0 publication Critical patent/GB8321372D0/en
Publication of GB2125590A publication Critical patent/GB2125590A/en
Application granted granted Critical
Publication of GB2125590B publication Critical patent/GB2125590B/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1016—Error in accessing a memory location, i.e. addressing error
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1028—Adjacent errors, e.g. error in n-bit (n>1) wide storage units, i.e. package error

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

Data storage apparatus consisting of an array of RAM chips 20, with Hamming code checking for detecting double-bit errors. Address signals such as Ao are fanned-out to the chips by way of driver circuits 31. Each driver circuit distributes an address bit to only two columns of chips (or in some case, just one column), so that if one of the driver circuits fails, no more than two chips in each row will be affected. Hence, no more than two bits in any data word will be in error, and this can be detected by the Hamming code. <IMAGE>
GB8321372A 1982-08-14 1983-08-09 Data storage with error detection Expired GB2125590B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB8321372A GB2125590B (en) 1982-08-14 1983-08-09 Data storage with error detection

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB8223439 1982-08-14
GB8321372A GB2125590B (en) 1982-08-14 1983-08-09 Data storage with error detection

Publications (3)

Publication Number Publication Date
GB8321372D0 GB8321372D0 (en) 1983-09-07
GB2125590A GB2125590A (en) 1984-03-07
GB2125590B true GB2125590B (en) 1985-12-04

Family

ID=26283597

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8321372A Expired GB2125590B (en) 1982-08-14 1983-08-09 Data storage with error detection

Country Status (1)

Country Link
GB (1) GB2125590B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6308297B1 (en) * 1998-07-17 2001-10-23 Sun Microsystems, Inc. Method and apparatus for verifying memory addresses
US6941493B2 (en) 2002-02-27 2005-09-06 Sun Microsystems, Inc. Memory subsystem including an error detection mechanism for address and control signals
US7227797B2 (en) * 2005-08-30 2007-06-05 Hewlett-Packard Development Company, L.P. Hierarchical memory correction system and method

Also Published As

Publication number Publication date
GB2125590A (en) 1984-03-07
GB8321372D0 (en) 1983-09-07

Similar Documents

Publication Publication Date Title
GB2265738B (en) Memory error correction
DE69220818T2 (en) Method and device for error detection in computer memories provided with multi-bit outputs
DE3587145D1 (en) BUFFER SYSTEM WITH DETECTION OF READ OR WRITE CIRCUIT ERRORS.
DE69112624T2 (en) MULTIPLE ERROR CORRECTION OF A COMPUTER MEMORY.
EP0166217A3 (en) Error logging memory system for avoiding miscorrection of triple errors
DE69019822T2 (en) Method and device for checking the content and address of a memory device.
KR850004675A (en) Error correction and detection system
GB2097621B (en) Semiconductor memory devices
JPS57152597A (en) Semiconductor memory device
JPS57502025A (en)
GB2125590B (en) Data storage with error detection
JPS57179998A (en) Memory device having redundancy
JPS57109198A (en) Error processing system
JPS5771599A (en) Address error detection system
JPS5557161A (en) Error checking system
JPS5727342A (en) Error checking system for error detecting correcting circuit
JPS56148798A (en) Error detection system
JPS6454557A (en) Address parity checking circuit
JPS57198599A (en) Memory device having redundancy
JPS56127999A (en) Memory error detecting system
JPS55115148A (en) Error detection and correction system
JPS5760752A (en) Data processing device
JPS55157043A (en) Information processor
JPS54159141A (en) Error inspection and correction circuit
JPS5798197A (en) Multiplexing memory device

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20020809