JPS57198599A - Memory device having redundancy - Google Patents
Memory device having redundancyInfo
- Publication number
- JPS57198599A JPS57198599A JP56082115A JP8211581A JPS57198599A JP S57198599 A JPS57198599 A JP S57198599A JP 56082115 A JP56082115 A JP 56082115A JP 8211581 A JP8211581 A JP 8211581A JP S57198599 A JPS57198599 A JP S57198599A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- main memory
- auxiliary memory
- defective bit
- auxiliary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To make the relief of defective bits possible and to obtain a highly integrated memory, by accessing an auxiliary memory corresponding to a defective bit when the defective bit of the main memory is selected.
CONSTITUTION: A main memory and an auxiliary memory having redundant bits are provided, and program writable elements 131W134 are arranged in intersections between the group of address signal lines A1..., which are outputted from an address input circuit group 15 for designating addresses of the main memory and the auxiliary memory, and the group of word lines WL1WWL5 connected to respective memories of the auxiliary memory. A writing circuit 14 is connected to these elements to access a memory of the auxiliary memory corresponding to a defective bit of the main memory when this defective bit is selected. The first decoding circuit (for the main memory) 11 and the second decoding circuit (for the auxiliary memory) 12 are provided.
COPYRIGHT: (C)1982,JPO&Japio
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56082115A JPS57198599A (en) | 1981-05-29 | 1981-05-29 | Memory device having redundancy |
US06/370,914 US4489402A (en) | 1981-04-25 | 1982-04-22 | Semiconductor memory device |
DE3215121A DE3215121C2 (en) | 1981-04-25 | 1982-04-23 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56082115A JPS57198599A (en) | 1981-05-29 | 1981-05-29 | Memory device having redundancy |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57198599A true JPS57198599A (en) | 1982-12-06 |
Family
ID=13765403
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56082115A Pending JPS57198599A (en) | 1981-04-25 | 1981-05-29 | Memory device having redundancy |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57198599A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61131300A (en) * | 1984-11-27 | 1986-06-18 | モノリシツク メモリーズ,インコーポレイテツド | Method and configuration for disabling and replacing defective memory in prom |
JP2007200521A (en) * | 2005-12-28 | 2007-08-09 | Semiconductor Energy Lab Co Ltd | Nonvolatile memory and writing method thereof, and semiconductor device |
US8339832B2 (en) | 2005-12-28 | 2012-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Write-once nonvolatile memory with redundancy capability |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5384634A (en) * | 1976-12-30 | 1978-07-26 | Fujitsu Ltd | Ic memory unit device |
JPS56100A (en) * | 1979-06-15 | 1981-01-06 | Fujitsu Ltd | Semiconductor memory device |
-
1981
- 1981-05-29 JP JP56082115A patent/JPS57198599A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5384634A (en) * | 1976-12-30 | 1978-07-26 | Fujitsu Ltd | Ic memory unit device |
JPS56100A (en) * | 1979-06-15 | 1981-01-06 | Fujitsu Ltd | Semiconductor memory device |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61131300A (en) * | 1984-11-27 | 1986-06-18 | モノリシツク メモリーズ,インコーポレイテツド | Method and configuration for disabling and replacing defective memory in prom |
JP2007200521A (en) * | 2005-12-28 | 2007-08-09 | Semiconductor Energy Lab Co Ltd | Nonvolatile memory and writing method thereof, and semiconductor device |
US8339832B2 (en) | 2005-12-28 | 2012-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Write-once nonvolatile memory with redundancy capability |
KR101387376B1 (en) * | 2005-12-28 | 2014-04-21 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Nonvolatile memory and writing method thereof, and semiconductor device |
KR101389288B1 (en) * | 2005-12-28 | 2014-04-25 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Nonvolatile memory and writing method thereof, and semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS62194561A (en) | Semiconductor storage device | |
GB2053535A (en) | Memory using either of 2 chip sizes | |
JPH04222998A (en) | Semiconductor memory device | |
JPS57198599A (en) | Memory device having redundancy | |
JPS63140483A (en) | Memory circuit | |
JP2848451B2 (en) | Semiconductor memory | |
JPH04143999A (en) | Semiconductor memory | |
JPS57179998A (en) | Memory device having redundancy | |
JPS5683899A (en) | Semiconductor memory device | |
JPS57153392A (en) | Ruled line processing system | |
JPS57198600A (en) | Random access memory | |
EP0514664A3 (en) | Dynamic random access memory with a redundancy decoder | |
JPH04214300A (en) | Nonvolatile semiconductor memory device | |
EP0029304A3 (en) | Bubble memory device | |
JPH01277946A (en) | Word length variable storage device | |
JPS57103198A (en) | Storage protection system | |
JPH04184795A (en) | Semiconductor memory and writing and reading of data | |
JPH02195600A (en) | Semiconductor memory device and its trouble detecting method | |
JPS5782297A (en) | Semiconductor storage device | |
JPS63229698A (en) | Nonvolatile memory | |
JPH03205689A (en) | Semiconductor memory | |
JPS6368981A (en) | Semiconductor storage device | |
JPH01273300A (en) | Storage device with redundant memory | |
JPS5564693A (en) | Buffer memory unit | |
KR900005445A (en) | Redundancy Scheme Method and Apparatus for Ultra-Integrated / Large Memory Integrated Circuits |