GB1578205A - Communication between units in a multiprocessor system - Google Patents

Communication between units in a multiprocessor system Download PDF

Info

Publication number
GB1578205A
GB1578205A GB5009577A GB5009577A GB1578205A GB 1578205 A GB1578205 A GB 1578205A GB 5009577 A GB5009577 A GB 5009577A GB 5009577 A GB5009577 A GB 5009577A GB 1578205 A GB1578205 A GB 1578205A
Authority
GB
United Kingdom
Prior art keywords
siu
data
wrrr
command
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5009577A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of GB1578205A publication Critical patent/GB1578205A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161—Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
  • Hardware Redundancy (AREA)
GB5009577A 1976-12-01 1977-12-01 Communication between units in a multiprocessor system Expired GB1578205A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US74644476A 1976-12-01 1976-12-01

Publications (1)

Publication Number Publication Date
GB1578205A true GB1578205A (en) 1980-11-05

Family

ID=25000860

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5009577A Expired GB1578205A (en) 1976-12-01 1977-12-01 Communication between units in a multiprocessor system

Country Status (6)

Country Link
JP (1) JPS5369564A (enExample)
AU (1) AU3096277A (enExample)
CA (1) CA1116261A (enExample)
DE (1) DE2753621A1 (enExample)
FR (1) FR2373101A1 (enExample)
GB (1) GB1578205A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5586256A (en) * 1989-07-20 1996-12-17 Akebia Limited Computer system using multidimensional addressing between multiple processors having independently addressable internal memory for efficient reordering and redistribution of data arrays between the processors

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5833969B2 (ja) * 1978-07-26 1983-07-23 株式会社デンソー デ−タ転送方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5586256A (en) * 1989-07-20 1996-12-17 Akebia Limited Computer system using multidimensional addressing between multiple processors having independently addressable internal memory for efficient reordering and redistribution of data arrays between the processors

Also Published As

Publication number Publication date
CA1116261A (en) 1982-01-12
DE2753621A1 (de) 1978-06-08
AU3096277A (en) 1979-05-31
JPS5369564A (en) 1978-06-21
FR2373101B3 (enExample) 1980-09-05
FR2373101A1 (fr) 1978-06-30

Similar Documents

Publication Publication Date Title
US4774688A (en) Data processing system for determining min/max in a single operation cycle as a result of a single instruction
US4124891A (en) Memory access system
US5129093A (en) Method and apparatus for executing an operation request signal in a loosely coupled parallel computer having processor elements capable of updating memory contents and minimizing exclusive control of sharable distributed memories
US4131941A (en) Linked microprogrammed plural processor system
JP2539199B2 (ja) デジタルプロセッサ制御装置
US4149244A (en) Data processing system including a program-executing secondary system controlling a program-executing primary system
US4077060A (en) Asymmetrical multiprocessor system
US3983541A (en) Polymorphic programmable units employing plural levels of phased sub-instruction sets
EP0087785B1 (en) Microprogram controlled data processing apparatus
US4244019A (en) Data processing system including a program-executing secondary system controlling a program-executing primary system
JPS5935056B2 (ja) デ−タ処理装置
JPS6259822B2 (enExample)
US5091845A (en) System for controlling the storage of information in a cache memory
EP1034472A2 (en) An instruction decoder
US5226170A (en) Interface between processor and special instruction processor in digital data processing system
US4258417A (en) System for interfacing between main store memory and a central processor
US4677549A (en) Pipelined data processor system having increased processing speed
US4656581A (en) Vector mask control system
US4259718A (en) Processor for a data processing system
US4967339A (en) Operation control apparatus for a processor having a plurality of arithmetic devices
US5455918A (en) Data transfer accelerating apparatus and method
GB1578205A (en) Communication between units in a multiprocessor system
JPS5833965B2 (ja) コンピュ−タ診断方法およびその装置
EP0181462B1 (en) Microcode control of a parallel architecture microprocessor
JP2680828B2 (ja) ディジタル装置

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee