GB1490872A - Processor equipments - Google Patents

Processor equipments

Info

Publication number
GB1490872A
GB1490872A GB3593274A GB3593274A GB1490872A GB 1490872 A GB1490872 A GB 1490872A GB 3593274 A GB3593274 A GB 3593274A GB 3593274 A GB3593274 A GB 3593274A GB 1490872 A GB1490872 A GB 1490872A
Authority
GB
United Kingdom
Prior art keywords
processor
data
register
received
message
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB3593274A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BAE Systems Electronics Ltd
Original Assignee
Marconi Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Marconi Co Ltd filed Critical Marconi Co Ltd
Priority to GB3593274A priority Critical patent/GB1490872A/en
Priority to DE19742449658 priority patent/DE2449658B2/de
Publication of GB1490872A publication Critical patent/GB1490872A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
GB3593274A 1974-08-15 1974-08-15 Processor equipments Expired GB1490872A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
GB3593274A GB1490872A (en) 1974-08-15 1974-08-15 Processor equipments
DE19742449658 DE2449658B2 (de) 1974-08-15 1974-10-18 Verfahren und Vorrichtung zur Datenübertragung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB3593274A GB1490872A (en) 1974-08-15 1974-08-15 Processor equipments

Publications (1)

Publication Number Publication Date
GB1490872A true GB1490872A (en) 1977-11-02

Family

ID=10383135

Family Applications (1)

Application Number Title Priority Date Filing Date
GB3593274A Expired GB1490872A (en) 1974-08-15 1974-08-15 Processor equipments

Country Status (2)

Country Link
DE (1) DE2449658B2 (enExample)
GB (1) GB1490872A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0017988A1 (en) * 1979-04-19 1980-10-29 CSELT Centro Studi e Laboratori Telecomunicazioni S.p.A. Multiplex interface circuit connecting a processor to a synchronous transmission means
GB2236416A (en) * 1986-09-02 1991-04-03 Pitney Bowes Inc Block data transfer method.

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6016664B2 (ja) * 1977-10-28 1985-04-26 豊田工機株式会社 デ−タ転送装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0017988A1 (en) * 1979-04-19 1980-10-29 CSELT Centro Studi e Laboratori Telecomunicazioni S.p.A. Multiplex interface circuit connecting a processor to a synchronous transmission means
GB2236416A (en) * 1986-09-02 1991-04-03 Pitney Bowes Inc Block data transfer method.
GB2236416B (en) * 1986-09-02 1991-07-17 Pitney Bowes Inc A method of printing a data block

Also Published As

Publication number Publication date
DE2449658B2 (de) 1979-03-01
DE2449658C3 (enExample) 1979-10-25
DE2449658A1 (de) 1976-02-26

Similar Documents

Publication Publication Date Title
KR960003503B1 (ko) 정보 전송 장치 및 정보 전송 장치 동작 방법
US5519693A (en) High speed transmission line interface
US5748613A (en) Communication pacing method
KR850700204A (ko) 데이타통신 인터페이스 및 그 동작방법
GB1395645A (en) Asynchronous data buffers
NO892206D0 (no) Fremgangsmaate til kvalitetsovervaaking av et digitalsignali avsnitt av en transmisjonsstrekning.
JPS63294146A (ja) 通信制御装置
US6327259B1 (en) Flexible placement of serial data within a time divisioned multiplexed frame through programmable time slot start and stop bit positions
GB1490872A (en) Processor equipments
EP0147086B1 (en) Multiplexer and demultiplexer for bit oriented protocol data link control
IE842334L (en) Data and signalling time slot transfer
JPS6040749B2 (ja) シリアル伝送装置
GB2238143A (en) Voters for fault-tolerant computer systems
FR2760921B1 (fr) Procede et dispositif pour la transmission de donnees
KR100310229B1 (ko) 통신속도향상을위한하이레벨데이터링크제어절차제어장치
JP2697552B2 (ja) 符号誤り検出回路
JP2736820B2 (ja) データ通信機インタフェース回路
JPS5634294A (en) Signal converting unit for pcm
KR0181746B1 (ko) 멀티포트 감시회로장치
JPH0528538B2 (enExample)
JPS61101142A (ja) デ−タ保護回路
JP3131670B2 (ja) デジタル伝送システムのポインタ処理回路におけるｎｄｆ生成回路
JP2758008B2 (ja) 障害情報伝達方式
GB1300421A (en) Improvements in or relating to data transmission arrangements
KR950016059A (ko) 티1(t1) 전송로를 이용한 에이치.디.엘.씨(hdlc) 통신 시스템

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee