GB1420676A - Semiconductor devices - Google Patents
Semiconductor devicesInfo
- Publication number
- GB1420676A GB1420676A GB1730873A GB1730873A GB1420676A GB 1420676 A GB1420676 A GB 1420676A GB 1730873 A GB1730873 A GB 1730873A GB 1730873 A GB1730873 A GB 1730873A GB 1420676 A GB1420676 A GB 1420676A
- Authority
- GB
- United Kingdom
- Prior art keywords
- layer
- type
- oxide
- region
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 title abstract 5
- 239000010410 layer Substances 0.000 abstract 38
- 229910004298 SiO 2 Inorganic materials 0.000 abstract 7
- 239000000758 substrate Substances 0.000 abstract 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 4
- 238000005530 etching Methods 0.000 abstract 3
- 230000004048 modification Effects 0.000 abstract 3
- 238000012986 modification Methods 0.000 abstract 3
- 150000004767 nitrides Chemical class 0.000 abstract 3
- 230000003071 parasitic effect Effects 0.000 abstract 3
- 230000002146 bilateral effect Effects 0.000 abstract 2
- 239000004020 conductor Substances 0.000 abstract 2
- 238000009792 diffusion process Methods 0.000 abstract 2
- 230000000873 masking effect Effects 0.000 abstract 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 abstract 1
- -1 Si 3 N 4 Inorganic materials 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 230000000295 complement effect Effects 0.000 abstract 1
- 239000002131 composite material Substances 0.000 abstract 1
- 239000002019 doping agent Substances 0.000 abstract 1
- 238000005468 ion implantation Methods 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 229910052751 metal Inorganic materials 0.000 abstract 1
- 239000002184 metal Substances 0.000 abstract 1
- 150000002739 metals Chemical class 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 238000000206 photolithography Methods 0.000 abstract 1
- 230000000717 retained effect Effects 0.000 abstract 1
- 239000002344 surface layer Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/60—Lateral BJTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
- H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0107—Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs
- H10D84/0109—Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs the at least one component covered by H10D12/00 or H10D30/00 being a MOS device
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0135—Manufacturing their gate conductors
- H10D84/0142—Manufacturing their gate conductors the gate conductors having different shapes or dimensions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
- H10D84/401—Combinations of FETs or IGBTs with BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
- H10D84/63—Combinations of vertical and lateral BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL7205000A NL7205000A (enrdf_load_stackoverflow) | 1972-04-14 | 1972-04-14 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1420676A true GB1420676A (en) | 1976-01-07 |
Family
ID=19815843
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1730873A Expired GB1420676A (en) | 1972-04-14 | 1973-04-11 | Semiconductor devices |
Country Status (9)
Country | Link |
---|---|
JP (1) | JPS5241104B2 (enrdf_load_stackoverflow) |
AU (1) | AU473855B2 (enrdf_load_stackoverflow) |
CH (1) | CH555089A (enrdf_load_stackoverflow) |
DE (1) | DE2318179C2 (enrdf_load_stackoverflow) |
FR (1) | FR2328283A1 (enrdf_load_stackoverflow) |
GB (1) | GB1420676A (enrdf_load_stackoverflow) |
IT (1) | IT983793B (enrdf_load_stackoverflow) |
NL (1) | NL7205000A (enrdf_load_stackoverflow) |
SE (1) | SE380389B (enrdf_load_stackoverflow) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3955269A (en) * | 1975-06-19 | 1976-05-11 | International Business Machines Corporation | Fabricating high performance integrated bipolar and complementary field effect transistors |
JPS524183A (en) * | 1975-06-28 | 1977-01-13 | Nippon Telegr & Teleph Corp <Ntt> | Manufacturing method of semiconductor devices |
NL7510903A (nl) * | 1975-09-17 | 1977-03-21 | Philips Nv | Werkwijze voor het vervaardigen van een halfgelei- derinrichting, en inrichting vervaardigd volgens de werkwijze. |
JPS5244578A (en) * | 1975-10-06 | 1977-04-07 | Mitsubishi Electric Corp | Complementary type insulated gate field effect semiconductor device |
JPS5248476A (en) * | 1975-10-16 | 1977-04-18 | Oki Electric Ind Co Ltd | Process for production of complementary type field effect transistor i ntegrated circuit |
DE3133468A1 (de) * | 1981-08-25 | 1983-03-17 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen in siliziumgate-technologie |
JPS5956758A (ja) * | 1983-08-31 | 1984-04-02 | Hitachi Ltd | 電界効果半導体装置の製法 |
JPS59130457A (ja) * | 1984-01-04 | 1984-07-27 | Oki Electric Ind Co Ltd | 相補形電界効果半導体集積回路装置 |
JPH0681932U (ja) * | 1993-05-06 | 1994-11-25 | 株式会社丸辰 | 篭 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3447046A (en) * | 1967-05-31 | 1969-05-27 | Westinghouse Electric Corp | Integrated complementary mos type transistor structure and method of making same |
NL160988C (nl) * | 1971-06-08 | 1979-12-17 | Philips Nv | Halfgeleiderinrichting met een halfgeleiderlichaam, be- vattende ten minste een eerste veldeffecttransistor met geisoleerde stuurelektrode en werkwijze voor de vervaar- diging van de halfgeleiderinrichting. |
-
1972
- 1972-04-14 NL NL7205000A patent/NL7205000A/xx unknown
-
1973
- 1973-04-09 AU AU54269/73A patent/AU473855B2/en not_active Expired
- 1973-04-11 GB GB1730873A patent/GB1420676A/en not_active Expired
- 1973-04-11 IT IT22894/73A patent/IT983793B/it active
- 1973-04-11 FR FR7313066A patent/FR2328283A1/fr active Granted
- 1973-04-11 CH CH518473A patent/CH555089A/xx not_active IP Right Cessation
- 1973-04-11 DE DE2318179A patent/DE2318179C2/de not_active Expired
- 1973-04-11 SE SE7305126A patent/SE380389B/xx unknown
- 1973-04-12 JP JP48040911A patent/JPS5241104B2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS4919779A (enrdf_load_stackoverflow) | 1974-02-21 |
AU5426973A (en) | 1974-10-10 |
DE2318179C2 (de) | 1983-09-01 |
AU473855B2 (en) | 1976-07-08 |
JPS5241104B2 (enrdf_load_stackoverflow) | 1977-10-17 |
SE380389B (sv) | 1975-11-03 |
FR2328283A1 (fr) | 1977-05-13 |
NL7205000A (enrdf_load_stackoverflow) | 1973-10-16 |
FR2328283B1 (enrdf_load_stackoverflow) | 1978-03-24 |
DE2318179A1 (de) | 1973-10-18 |
CH555089A (de) | 1974-10-15 |
IT983793B (it) | 1974-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4478655A (en) | Method for manufacturing semiconductor device | |
US5294823A (en) | SOI BICMOS process | |
US4203126A (en) | CMOS structure and method utilizing retarded electric field for minimum latch-up | |
US4393578A (en) | Method of making silicon-on-sapphire FET | |
US6780725B2 (en) | Method for forming a semiconductor device including forming vertical npn and pnp transistors by exposing the epitaxial layer, forming a monocrystal layer and adjusting the impurity concentration in the epitaxial layer | |
US4333227A (en) | Process for fabricating a self-aligned micrometer bipolar transistor device | |
US4839305A (en) | Method of making single polysilicon self-aligned transistor | |
US4706378A (en) | Method of making vertical bipolar transistor having base above buried nitride dielectric formed by deep implantation | |
KR940702647A (ko) | 높은 얼리전압, 고주파성능 및 고항복전압 특성을 구비한 상보형 바이폴라 트랜지스터 및 그 제조방법(complementary bipolar transistors having high early voltage, high frezuency performance and high breakdown voltage characteristics and method of making same) | |
GB1393123A (en) | Semiconductor device manufacture | |
US4303933A (en) | Self-aligned micrometer bipolar transistor device and process | |
JPH0719838B2 (ja) | 半導体装置およびその製造方法 | |
KR910006672B1 (ko) | 반도체 집적회로 장치 및 그의 제조 방법 | |
US4978630A (en) | Fabrication method of bipolar transistor | |
KR970018304A (ko) | 반도체장치 및 그의 제조방법 (a semiconductor device and a method of fabricating the same) | |
US20030080394A1 (en) | Control of dopant diffusion from polysilicon emitters in bipolar integrated circuits | |
JPH055372B2 (enrdf_load_stackoverflow) | ||
KR970011641B1 (ko) | 반도체 장치 및 제조방법 | |
US4005453A (en) | Semiconductor device with isolated circuit elements and method of making | |
GB1420676A (en) | Semiconductor devices | |
EP0233202A4 (en) | Fabricating a semiconductor device with buried oxide. | |
US4724221A (en) | High-speed, low-power-dissipation integrated circuits | |
GB1389311A (en) | Semiconductor device manufacture | |
EP0118102A2 (en) | Method for manufacturing a semiconductor device | |
US3974516A (en) | Method of manufacturing a semiconductor device having at least one insulated gate field effect transistor, and semiconductor device manufactured by using the method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed [section 19, patents act 1949] | ||
PCNP | Patent ceased through non-payment of renewal fee |