FR3063573B1 - Dispositif fusible integre - Google Patents

Dispositif fusible integre Download PDF

Info

Publication number
FR3063573B1
FR3063573B1 FR1751665A FR1751665A FR3063573B1 FR 3063573 B1 FR3063573 B1 FR 3063573B1 FR 1751665 A FR1751665 A FR 1751665A FR 1751665 A FR1751665 A FR 1751665A FR 3063573 B1 FR3063573 B1 FR 3063573B1
Authority
FR
France
Prior art keywords
junction
zone
semiconductor
semiconductor region
fuse device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1751665A
Other languages
English (en)
Other versions
FR3063573A1 (fr
Inventor
Pascal FORNARA
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Rousset SAS
Original Assignee
STMicroelectronics Rousset SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Rousset SAS filed Critical STMicroelectronics Rousset SAS
Priority to FR1751665A priority Critical patent/FR3063573B1/fr
Priority to CN201721110167.9U priority patent/CN207705194U/zh
Priority to CN201710775776.4A priority patent/CN108538827B/zh
Priority to US15/704,617 priority patent/US10283648B2/en
Publication of FR3063573A1 publication Critical patent/FR3063573A1/fr
Application granted granted Critical
Publication of FR3063573B1 publication Critical patent/FR3063573B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/8605Resistors with PN junctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0255Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C17/00Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C17/00Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18Auxiliary circuits, e.g. for writing into memory
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5256Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0296Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices involving a specific disposition of the protective devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642Isolation within the component, i.e. internal isolation
    • H01L29/0649Dielectric regions, e.g. SiO2 regions, air gaps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices
    • H10B20/20Programmable ROM [PROM] devices comprising field-effect components
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22Control and timing of internal memory operations
    • G11C2207/2254Calibration
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes

Abstract

Le dispositif fusible (DFS) comprend une région semiconductrice de jonction PN (RJ), électriquement isolée du reste du circuit intégré (IC) et comportant une première zone semiconductrice (Z1) ayant le type de conductivité P et une deuxième zone semiconductrice (Z2) ayant le type de conductivité N formant à leur interface une jonction PN (JCT), une première zone de contact électriquement conductrice (ZC1) sur la première zone semiconductrice (Z1), une deuxième zone de contact électriquement conductrice (ZC2) sur la deuxième zone semiconductrice (Z2), la jonction PN (JCT) n'étant pas au contact des deux zones de contact (Z1, Z2), l'une au moins des première et deuxième zones ayant une concentration de dopants non homogène avec une valeur de concentration plus faible au niveau de la jonction qu'au niveau de la zone de contact correspondante.
FR1751665A 2017-03-01 2017-03-01 Dispositif fusible integre Active FR3063573B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FR1751665A FR3063573B1 (fr) 2017-03-01 2017-03-01 Dispositif fusible integre
CN201721110167.9U CN207705194U (zh) 2017-03-01 2017-08-31 集成电路
CN201710775776.4A CN108538827B (zh) 2017-03-01 2017-08-31 集成的熔丝器件
US15/704,617 US10283648B2 (en) 2017-03-01 2017-09-14 PN junction-based electrical fuse using reverse-bias breakdown to induce an open conduction state

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1751665 2017-03-01
FR1751665A FR3063573B1 (fr) 2017-03-01 2017-03-01 Dispositif fusible integre

Publications (2)

Publication Number Publication Date
FR3063573A1 FR3063573A1 (fr) 2018-09-07
FR3063573B1 true FR3063573B1 (fr) 2019-05-03

Family

ID=59520976

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1751665A Active FR3063573B1 (fr) 2017-03-01 2017-03-01 Dispositif fusible integre

Country Status (3)

Country Link
US (1) US10283648B2 (fr)
CN (2) CN207705194U (fr)
FR (1) FR3063573B1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3063573B1 (fr) * 2017-03-01 2019-05-03 Stmicroelectronics (Rousset) Sas Dispositif fusible integre

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2422224A1 (fr) * 1978-04-06 1979-11-02 Radiotechnique Compelec Memoire morte programmable a diodes semiconductrices
JP2001244338A (ja) * 2000-02-25 2001-09-07 Toshiba Corp 半導体集積回路装置、半導体集積回路実装基板装置および半導体集積回路装置の入力保護機能解除方法
JP2003188258A (ja) * 2001-12-19 2003-07-04 Sony Corp トリミング素子、半導体装置及びその製造方法
US6580156B1 (en) * 2002-04-04 2003-06-17 Broadcom Corporation Integrated fuse with regions of different doping within the fuse neck
US6621138B1 (en) * 2002-10-21 2003-09-16 Micrel, Inc. Zener-like trim device in polysilicon
US20060065946A1 (en) * 2004-09-30 2006-03-30 Texas Instruments, Inc. Multi-doped semiconductor e-fuse
US7659168B2 (en) * 2005-11-03 2010-02-09 International Business Machines Corporation eFuse and methods of manufacturing the same
US20070222027A1 (en) * 2006-03-27 2007-09-27 Yang Jeong-Hwan Electronic fuse elements with constricted neck regions that support reliable fuse blowing
US20080258255A1 (en) * 2007-04-23 2008-10-23 Taiwan Semiconductor Manufacturing Co., Ltd. Electromigration Aggravated Electrical Fuse Structure
DE102007024355B4 (de) * 2007-05-24 2011-04-21 Infineon Technologies Ag Verfahren zum Herstellen einer Schutzstruktur
US8399959B2 (en) * 2007-05-30 2013-03-19 Broadcom Corporation Programmable poly fuse
US7561456B2 (en) * 2007-05-30 2009-07-14 Broadcom Corporation Memory array including programmable poly fuses
US9331211B2 (en) * 2009-08-28 2016-05-03 X-Fab Semiconductor Foundries Ag PN junctions and methods
US9019742B2 (en) * 2010-08-20 2015-04-28 Shine C. Chung Multiple-state one-time programmable (OTP) memory to function as multi-time programmable (MTP) memory
KR20120050338A (ko) * 2010-11-10 2012-05-18 삼성전자주식회사 접합 항복을 이용한 전기적 퓨즈 및 이를 구비하는 반도체 집적회로
KR20120139361A (ko) * 2011-06-17 2012-12-27 삼성전자주식회사 이-퓨즈 구조체 및 그 동작 방법
CN103107159A (zh) * 2011-11-11 2013-05-15 上海华虹Nec电子有限公司 可编程的多晶硅熔丝器件结构以及其工艺实现方法
FR3063573B1 (fr) * 2017-03-01 2019-05-03 Stmicroelectronics (Rousset) Sas Dispositif fusible integre

Also Published As

Publication number Publication date
CN108538827B (zh) 2024-02-09
CN108538827A (zh) 2018-09-14
FR3063573A1 (fr) 2018-09-07
US10283648B2 (en) 2019-05-07
CN207705194U (zh) 2018-08-07
US20180254353A1 (en) 2018-09-06

Similar Documents

Publication Publication Date Title
US20160240741A1 (en) Light emitting component
MY195186A (en) Nitride Structures Having Low Capacitance Gate Contacts Integrated with Copper Damascene Structures
FR3090120B1 (fr) Capteur de courant à conducteur de courant intégré
WO2006038150A3 (fr) Dispositif a semi-conducteurs et utilisation associee
ATE520152T1 (de) Leistungshalbleiterbauelement
WO2005020279A3 (fr) Dispositif semi-conducteur presentant un contact electrique sur des cotes opposes, et procede correspondant
TW200618280A (en) MOS-gated transistor with reduced miller capacitance
GB2573693A (en) Memristive device based on alkali-doping of transitional metal oxides
JP2015088739A5 (fr)
WO2005101512A3 (fr) Circuit de detection photonique a structure mesa
SE0700896L (sv) Halvledarkomponent i kiselkarbid
TW200617410A (en) Semiconductor wafer and inspection method thereof
FR3063573B1 (fr) Dispositif fusible integre
MX365124B (es) Circuito integrado con instalación de enfriamiento.
TWI575432B (zh) 感測裝置
GB753514A (en) Semiconductor signal translating devices and circuits
TW200624845A (en) Low voltage detection circuit
FR3093230B1 (fr) Boîtier de puce électronique
MA44910A (fr) Dispositif enfichable
FR3082050B1 (fr) Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d
FR3059154B1 (fr) Circuit integre forme de deux puces connectees en serie
AR107024A1 (es) Aislamiento equipado con un dispositivo conductor de electricidad que posee una resistencia mejorada a los análisis de ciclos de temperatura
CN204155928U (zh) 用于晶体管漏电流测试的半导体结构
CN111006820B8 (zh) 漏液检测装置
WO2007016685A3 (fr) Fusible de contact ne touchant pas une couche metallique

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20180907

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8