FR2779573B1 - Transistor bipolaire vertical comportant une base extrinseque de rugosite reduite, et procede de fabrication - Google Patents
Transistor bipolaire vertical comportant une base extrinseque de rugosite reduite, et procede de fabricationInfo
- Publication number
- FR2779573B1 FR2779573B1 FR9807061A FR9807061A FR2779573B1 FR 2779573 B1 FR2779573 B1 FR 2779573B1 FR 9807061 A FR9807061 A FR 9807061A FR 9807061 A FR9807061 A FR 9807061A FR 2779573 B1 FR2779573 B1 FR 2779573B1
- Authority
- FR
- France
- Prior art keywords
- manufacturing
- bipolar transistor
- extrinsic base
- vertical bipolar
- reduced roughness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/01—Manufacture or treatment
- H10D10/021—Manufacture or treatment of heterojunction BJTs [HBT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/80—Heterojunction BJTs
- H10D10/821—Vertical heterojunction BJTs
- H10D10/891—Vertical heterojunction BJTs comprising lattice-mismatched active layers, e.g. SiGe strained-layer transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/137—Collector regions of BJTs
- H10D62/138—Pedestal collectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/177—Base regions of bipolar transistors, e.g. BJTs or IGBTs
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9807061A FR2779573B1 (fr) | 1998-06-05 | 1998-06-05 | Transistor bipolaire vertical comportant une base extrinseque de rugosite reduite, et procede de fabrication |
| US09/323,357 US6316818B1 (en) | 1998-06-05 | 1999-06-01 | Vertical bipolar transistor including an extrinsic base with reduced roughness, and fabrication process |
| EP99401339A EP0962985A1 (fr) | 1998-06-05 | 1999-06-03 | Transistor bipolaire vertical comportant une base extrinsèque de rugosité réduite, et procédé de fabrication |
| JP11156070A JP2000031156A (ja) | 1998-06-05 | 1999-06-03 | 粗さを抑えた外因性ベ―スを有するたて形バイポ―ラトランジスタとその製造方法 |
| US09/930,084 US6723610B2 (en) | 1998-06-05 | 2001-08-15 | Vertical bipolar transistor including an extrinsic base with reduced roughness, and fabrication process |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9807061A FR2779573B1 (fr) | 1998-06-05 | 1998-06-05 | Transistor bipolaire vertical comportant une base extrinseque de rugosite reduite, et procede de fabrication |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2779573A1 FR2779573A1 (fr) | 1999-12-10 |
| FR2779573B1 true FR2779573B1 (fr) | 2001-10-26 |
Family
ID=9527039
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR9807061A Expired - Fee Related FR2779573B1 (fr) | 1998-06-05 | 1998-06-05 | Transistor bipolaire vertical comportant une base extrinseque de rugosite reduite, et procede de fabrication |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6316818B1 (enExample) |
| EP (1) | EP0962985A1 (enExample) |
| JP (1) | JP2000031156A (enExample) |
| FR (1) | FR2779573B1 (enExample) |
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2779572B1 (fr) * | 1998-06-05 | 2003-10-17 | St Microelectronics Sa | Transistor bipolaire vertical a faible bruit et procede de fabrication correspondant |
| FR2799048B1 (fr) * | 1999-09-23 | 2003-02-21 | St Microelectronics Sa | Procede de fabrication d'un transistor bipolaire vertical auto-aligne |
| IT1316871B1 (it) * | 2000-03-31 | 2003-05-12 | St Microelectronics Srl | Dispositivo elettronico integrato monoliticamente e relativo processodi fabbricazione |
| SE518710C2 (sv) * | 2000-06-26 | 2002-11-12 | Ericsson Telefon Ab L M | Förfarande för att förbättra transistorprestanda samt transistoranordning och integrerad krets |
| US6552406B1 (en) * | 2000-10-03 | 2003-04-22 | International Business Machines Corporation | SiGe transistor, varactor and p-i-n velocity saturated ballasting element for BiCMOS peripheral circuits and ESD networks |
| JPWO2002099890A1 (ja) * | 2001-06-05 | 2004-09-24 | ソニー株式会社 | 半導体層及びその形成方法、並びに半導体装置及びその製造方法 |
| US6617619B1 (en) * | 2002-02-04 | 2003-09-09 | Newport Fab, Llc | Structure for a selective epitaxial HBT emitter |
| US6597022B1 (en) * | 2002-02-04 | 2003-07-22 | Newport Fab, Llc | Method for controlling critical dimension in an HBT emitter and related structure |
| US6943426B2 (en) * | 2002-08-14 | 2005-09-13 | Advanced Analogic Technologies, Inc. | Complementary analog bipolar transistors with trench-constrained isolation diffusion |
| US6699765B1 (en) | 2002-08-29 | 2004-03-02 | Micrel, Inc. | Method of fabricating a bipolar transistor using selective epitaxially grown SiGe base layer |
| KR100486265B1 (ko) * | 2002-09-19 | 2005-05-03 | 삼성전자주식회사 | 바이폴라 트랜지스터 및 그 제조 방법 |
| KR100486304B1 (ko) * | 2003-02-07 | 2005-04-29 | 삼성전자주식회사 | 자기정렬을 이용한 바이씨모스 제조방법 |
| DE10316531A1 (de) * | 2003-04-10 | 2004-07-08 | Infineon Technologies Ag | Bipolar-Transistor |
| TWI250640B (en) * | 2003-06-19 | 2006-03-01 | Samsung Electronics Co Ltd | Bipolar junction transistors and methods of manufacturing the same |
| KR100498503B1 (ko) * | 2003-06-19 | 2005-07-01 | 삼성전자주식회사 | 바이폴라 접합 트랜지스터 및 그 제조 방법 |
| US7038298B2 (en) * | 2003-06-24 | 2006-05-02 | International Business Machines Corporation | High fT and fmax bipolar transistor and method of making same |
| US7361183B2 (en) * | 2003-10-17 | 2008-04-22 | Ensure Medical, Inc. | Locator and delivery device and method of use |
| US6965133B2 (en) * | 2004-03-13 | 2005-11-15 | International Business Machines Corporation | Method of base formation in a BiCMOS process |
| DE102004013478B4 (de) * | 2004-03-18 | 2010-04-01 | Austriamicrosystems Ag | Verfahren zur Herstellung eines Bipolartransistors mit verbessertem Basisanschluss |
| US6911681B1 (en) | 2004-04-14 | 2005-06-28 | International Business Machines Corporation | Method of base formation in a BiCMOS process |
| WO2005116304A2 (en) * | 2004-04-23 | 2005-12-08 | Asm America, Inc. | In situ doped epitaxial films |
| US8926654B2 (en) * | 2005-05-04 | 2015-01-06 | Cordis Corporation | Locator and closure device and method of use |
| US8088144B2 (en) * | 2005-05-04 | 2012-01-03 | Ensure Medical, Inc. | Locator and closure device and method of use |
| WO2007015194A2 (en) * | 2005-08-03 | 2007-02-08 | Nxp B.V. | Semiconductor device and method of manufacturing such a device |
| JP3985829B2 (ja) * | 2005-09-26 | 2007-10-03 | ソナック株式会社 | プロセッサ |
| KR20080089403A (ko) * | 2005-12-22 | 2008-10-06 | 에이에스엠 아메리카, 인코포레이티드 | 도핑된 반도체 물질들의 에피택시 증착 |
| US9389839B2 (en) | 2008-06-26 | 2016-07-12 | Microsoft Technology Licensing, Llc | Safe code for signature updates in an intrusion prevention system |
| DE102010014761B4 (de) | 2010-04-13 | 2018-09-27 | Drägerwerk AG & Co. KGaA | Verfahren zur Bestimmung von Vital-Parametern |
| US9064796B2 (en) | 2012-08-13 | 2015-06-23 | Infineon Technologies Ag | Semiconductor device and method of making the same |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5539677A (en) * | 1978-09-14 | 1980-03-19 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Semiconductor device and its manufacturing |
| FR2616591B1 (fr) * | 1987-06-12 | 1991-03-01 | Thomson Hybrides Microondes | Transistor bipolaire a frequence de coupure elevee |
| US5024957A (en) * | 1989-02-13 | 1991-06-18 | International Business Machines Corporation | Method of fabricating a bipolar transistor with ultra-thin epitaxial base |
| US5132765A (en) * | 1989-09-11 | 1992-07-21 | Blouse Jeffrey L | Narrow base transistor and method of fabricating same |
| JP2705344B2 (ja) * | 1990-04-13 | 1998-01-28 | 日本電気株式会社 | 半導体装置及びその製造方法 |
| US5187109A (en) * | 1991-07-19 | 1993-02-16 | International Business Machines Corporation | Lateral bipolar transistor and method of making the same |
| JP2924417B2 (ja) * | 1992-02-26 | 1999-07-26 | 日本電気株式会社 | 半導体装置 |
| JP2582519B2 (ja) * | 1992-07-13 | 1997-02-19 | インターナショナル・ビジネス・マシーンズ・コーポレイション | バイポーラ・トランジスタおよびその製造方法 |
| JP2626535B2 (ja) * | 1993-12-28 | 1997-07-02 | 日本電気株式会社 | 半導体装置 |
| JP3172031B2 (ja) * | 1994-03-15 | 2001-06-04 | 株式会社東芝 | 半導体装置の製造方法 |
| US5834800A (en) * | 1995-04-10 | 1998-11-10 | Lucent Technologies Inc. | Heterojunction bipolar transistor having mono crystalline SiGe intrinsic base and polycrystalline SiGe and Si extrinsic base regions |
| KR100275544B1 (ko) * | 1995-12-20 | 2001-01-15 | 이계철 | 선택적 컬렉터 박막 성장을 이용한 초자기정렬 바이폴러 트랜지스터의 제조방법 |
| FR2756104B1 (fr) * | 1996-11-19 | 1999-01-29 | Sgs Thomson Microelectronics | Fabrication de circuits integres bipolaires/cmos |
| FR2778022B1 (fr) * | 1998-04-22 | 2001-07-13 | France Telecom | Transistor bibolaire vertical, en particulier a base a heterojonction sige, et procede de fabrication |
-
1998
- 1998-06-05 FR FR9807061A patent/FR2779573B1/fr not_active Expired - Fee Related
-
1999
- 1999-06-01 US US09/323,357 patent/US6316818B1/en not_active Expired - Lifetime
- 1999-06-03 JP JP11156070A patent/JP2000031156A/ja active Pending
- 1999-06-03 EP EP99401339A patent/EP0962985A1/fr not_active Withdrawn
-
2001
- 2001-08-15 US US09/930,084 patent/US6723610B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP0962985A1 (fr) | 1999-12-08 |
| FR2779573A1 (fr) | 1999-12-10 |
| JP2000031156A (ja) | 2000-01-28 |
| US6723610B2 (en) | 2004-04-20 |
| US6316818B1 (en) | 2001-11-13 |
| US20020003286A1 (en) | 2002-01-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FR2779573B1 (fr) | Transistor bipolaire vertical comportant une base extrinseque de rugosite reduite, et procede de fabrication | |
| FR2823009B1 (fr) | Procede de fabrication d'un transistor vertical a grille isolee a faible recouvrement de la grille sur la source et sur le drain, et circuit integre comportant un tel transistor | |
| FR2823010B1 (fr) | Procede de fabrication d'un transistor vertical a grille isolee a quadruple canal de conduction, et circuit integre comportant un tel transistor | |
| FR2779572B1 (fr) | Transistor bipolaire vertical a faible bruit et procede de fabrication correspondant | |
| EP0609536A3 (de) | Verfahren zur Herstellung von vertikalen MOS-Transistoren. | |
| EP1325990A4 (en) | MAUREREIKONSTRUKTION; MASONRY EXPERIENCES AND BRICKS MANUFACTURING PROCESS | |
| DE60045692D1 (de) | Bipolare mosfet-anordnung | |
| EP0607836A3 (de) | Verfahren zur Herstellung von Silizium-Germanium-Heterobipolartransistoren. | |
| DE69629251D1 (de) | Vertikale MOS-Halbleiteranordnung mit versenktem Gate und Herstellungsverfahren | |
| SG136795A1 (en) | Semiconductor device and manufacturing method thereof | |
| FR2821483B1 (fr) | Procede de fabrication d'un transistor a grille isolee et a architecture du type substrat sur isolant, et transistor correspondant | |
| FR2779571B1 (fr) | Procede de dopage selectif du collecteur intrinseque d'un transistor bipolaire vertical a base epitaxiee | |
| EP0718892A3 (en) | Semiconductor device with bipolar transistor with insulated gate and method of manufacturing it | |
| EP0768716A3 (en) | Bipolar transistor and manufacturing method | |
| FR2778022B1 (fr) | Transistor bibolaire vertical, en particulier a base a heterojonction sige, et procede de fabrication | |
| EP0734073A3 (en) | Bipolar transistor and manufacturing method | |
| KR910010622A (ko) | 바이폴라트랜지스터의 제조방법 | |
| FR2776832B1 (fr) | Procede de fabrication de transistors jfet | |
| KR910002005A (ko) | 바이폴라트랜지스터와 그 제조방법 | |
| DE69408248D1 (de) | Bipolares Halbleiterbauelement und Herstellungsverfahren | |
| EP1115159A4 (en) | STATIC INDUCTION TRANSISTOR AND METHOD OF MANUFACTURING AND SWITCHING TRANSMITTER | |
| FR2795233B1 (fr) | Procede de fabrication autoaligne de transistors bipolaires | |
| DE69722833D1 (de) | Bipolarer Transistor mit einer verbesserten epitaktischen Basiszone und dessen Herstellungsverfahren | |
| EP0399231A3 (en) | A semiconductor device and method of manufacturing the same | |
| EP1246255A3 (en) | Insulated gate bipolar transistor and method of making the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |
Effective date: 20100226 |