FR2621408A1 - Procede et systeme de gestion des adresses homonymes pour station de travail a antememoire a adressage virtuel et a reinscription - Google Patents

Procede et systeme de gestion des adresses homonymes pour station de travail a antememoire a adressage virtuel et a reinscription Download PDF

Info

Publication number
FR2621408A1
FR2621408A1 FR8812827A FR8812827A FR2621408A1 FR 2621408 A1 FR2621408 A1 FR 2621408A1 FR 8812827 A FR8812827 A FR 8812827A FR 8812827 A FR8812827 A FR 8812827A FR 2621408 A1 FR2621408 A1 FR 2621408A1
Authority
FR
France
Prior art keywords
cache
addresses
memory
data
page
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8812827A
Other languages
English (en)
French (fr)
Other versions
FR2621408B1 (enExample
Inventor
William Van Loo
John Watkins
Joseph Moran
William Shannon
Ray Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of FR2621408A1 publication Critical patent/FR2621408A1/fr
Application granted granted Critical
Publication of FR2621408B1 publication Critical patent/FR2621408B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1063—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently virtually addressed
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/653—Page colouring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR8812827A 1987-10-02 1988-09-30 Procede et systeme de gestion des adresses homonymes pour station de travail a antememoire a adressage virtuel et a reinscription Granted FR2621408A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10463587A 1987-10-02 1987-10-02

Publications (2)

Publication Number Publication Date
FR2621408A1 true FR2621408A1 (fr) 1989-04-07
FR2621408B1 FR2621408B1 (enExample) 1994-04-22

Family

ID=22301527

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8812827A Granted FR2621408A1 (fr) 1987-10-02 1988-09-30 Procede et systeme de gestion des adresses homonymes pour station de travail a antememoire a adressage virtuel et a reinscription

Country Status (7)

Country Link
JP (1) JPH071489B2 (enExample)
AU (1) AU609519B2 (enExample)
CA (1) CA1301354C (enExample)
DE (1) DE3832758C2 (enExample)
FR (1) FR2621408A1 (enExample)
GB (1) GB2210479B (enExample)
HK (1) HK95493A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0475422A3 (en) * 1990-09-14 1993-06-16 Hughes Aircraft Company Multifunction high performance graphics rendering processor

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5813046A (en) * 1993-11-09 1998-09-22 GMD--Forschungszentrum Informationstechnik GmbH Virtually indexable cache memory supporting synonyms
GB2293670A (en) * 1994-08-31 1996-04-03 Hewlett Packard Co Instruction cache
US6189074B1 (en) * 1997-03-19 2001-02-13 Advanced Micro Devices, Inc. Mechanism for storing system level attributes in a translation lookaside buffer
US6446189B1 (en) 1999-06-01 2002-09-03 Advanced Micro Devices, Inc. Computer system including a novel address translation mechanism
US6510508B1 (en) 2000-06-15 2003-01-21 Advanced Micro Devices, Inc. Translation lookaside buffer flush filter
US6665788B1 (en) 2001-07-13 2003-12-16 Advanced Micro Devices, Inc. Reducing latency for a relocation cache lookup and address mapping in a distributed memory system
US6954829B2 (en) * 2002-12-19 2005-10-11 Intel Corporation Non-speculative distributed conflict resolution for a cache coherency protocol
US10846235B2 (en) 2018-04-28 2020-11-24 International Business Machines Corporation Integrated circuit and data processing system supporting attachment of a real address-agnostic accelerator
US11853231B2 (en) 2021-06-24 2023-12-26 Ati Technologies Ulc Transmission of address translation type packets

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54148329A (en) * 1978-05-15 1979-11-20 Toshiba Corp Buffer memory control system and information processor containing buffer memory
JPS595482A (ja) * 1982-06-30 1984-01-12 Fujitsu Ltd キヤツシユバツフア装置管理方式
JPS62145341A (ja) * 1985-12-20 1987-06-29 Fujitsu Ltd キヤツシユメモリシステム
EP0282213A3 (en) * 1987-03-09 1991-04-24 AT&T Corp. Concurrent context memory management unit

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
COMPUTER DESIGN. vol. 26, no. 14, Août 1987, LITTLETON, MASSACHUSETTS US pages 89 - 94; VAN LOO: 'Maximize performance by choosing best memory.' *
ELECTRONIC ENGINEERING. vol. 58, no. 715, Juillet 1986, LONDON GB pages 59 - 68; GAY: 'M68000 Family Memory Management - Part 2' *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0475422A3 (en) * 1990-09-14 1993-06-16 Hughes Aircraft Company Multifunction high performance graphics rendering processor

Also Published As

Publication number Publication date
GB2210479A (en) 1989-06-07
AU2242288A (en) 1989-04-06
DE3832758A1 (de) 1989-04-13
JPH01108651A (ja) 1989-04-25
AU609519B2 (en) 1991-05-02
JPH071489B2 (ja) 1995-01-11
DE3832758C2 (de) 1996-05-30
GB2210479B (en) 1992-06-17
FR2621408B1 (enExample) 1994-04-22
GB8819017D0 (en) 1988-09-14
HK95493A (en) 1993-09-24
CA1301354C (en) 1992-05-19

Similar Documents

Publication Publication Date Title
US8347025B2 (en) Memory controller interface
US4626988A (en) Instruction fetch look-aside buffer with loop mode control
FR2677472A1 (fr) Unite de controle pour memoire cache de second niveau.
US8117395B1 (en) Multi-stage pipeline for cache access
US8595744B2 (en) Anticipatory helper thread based code execution
FR2621408A1 (fr) Procede et systeme de gestion des adresses homonymes pour station de travail a antememoire a adressage virtuel et a reinscription
US6760810B2 (en) Data processor having instruction cache with low power consumption
US6954826B2 (en) Read access and storage circuitry read allocation applicable to a cache
US6374338B1 (en) Method for performing configuration tasks prior to and including memory configuration within a processor-based system
US7424576B2 (en) Parallel cachelets
JP7811956B2 (ja) 複数のスレッド間での命令キャッシュのフットプリントの共有
US5781922A (en) Page boundary caches
EP1607878B1 (fr) Procédé de traitement d'une adresse virtuelle pour la programmation d'un contrôleur de DMA, système sur puce et programme d'ordinateur associés
JP3733604B2 (ja) キャッシュメモリ
CN111954870B (zh) 数据处理设备和操作数据处理设备的方法
US6643736B1 (en) Scratch pad memories
FR2674044A1 (fr) Agencement pour predire une adresse d'instruction resultant d'un branchement dans un systeme de traitement numerique des donnees.
US6694468B1 (en) Method and apparatus to test memory
JPH02110646A (ja) メモリの先行読出し装置
JPH1185613A (ja) キャッシュメモリ
FI96645C (fi) Laite ja menetelmä näennäisen osoitteen kääntämiseksi tehostetusti todelliseksi osoitteeksi välimuistiyksikön osoitusta varten
JP2805786B2 (ja) 情報処理装置
JPH08272687A (ja) 入出力キャッシュメモリ
US20160378812A1 (en) Reduction of bind breaks
JPH06161887A (ja) キャッシュ制御方式

Legal Events

Date Code Title Description
ST Notification of lapse