FR2613096A1 - Dispositif d'arbitrage d'acces a memoire direct - Google Patents
Dispositif d'arbitrage d'acces a memoire direct Download PDFInfo
- Publication number
- FR2613096A1 FR2613096A1 FR8717529A FR8717529A FR2613096A1 FR 2613096 A1 FR2613096 A1 FR 2613096A1 FR 8717529 A FR8717529 A FR 8717529A FR 8717529 A FR8717529 A FR 8717529A FR 2613096 A1 FR2613096 A1 FR 2613096A1
- Authority
- FR
- France
- Prior art keywords
- arbitration
- bus
- peripheral
- unit
- computer system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/3625—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
- G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US3078887A | 1987-03-27 | 1987-03-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| FR2613096A1 true FR2613096A1 (fr) | 1988-09-30 |
Family
ID=21856040
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR8717529A Withdrawn FR2613096A1 (fr) | 1987-03-27 | 1987-12-08 | Dispositif d'arbitrage d'acces a memoire direct |
Country Status (19)
| Country | Link |
|---|---|
| EP (1) | EP0283580B1 (forum.php) |
| JP (1) | JPH0724044B2 (forum.php) |
| KR (1) | KR950008228B1 (forum.php) |
| CN (1) | CN1012295B (forum.php) |
| AR (1) | AR244899A1 (forum.php) |
| AT (1) | ATE75865T1 (forum.php) |
| BE (1) | BE1001290A4 (forum.php) |
| BR (1) | BR8800739A (forum.php) |
| CA (1) | CA1299295C (forum.php) |
| DE (1) | DE3778877D1 (forum.php) |
| ES (1) | ES2032288T3 (forum.php) |
| FR (1) | FR2613096A1 (forum.php) |
| GB (1) | GB2202975B (forum.php) |
| GR (1) | GR3004930T3 (forum.php) |
| HK (1) | HK65392A (forum.php) |
| IT (1) | IT1217359B (forum.php) |
| MY (1) | MY103351A (forum.php) |
| NL (1) | NL185312C (forum.php) |
| SG (1) | SG67992G (forum.php) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7089344B1 (en) * | 2000-06-09 | 2006-08-08 | Motorola, Inc. | Integrated processor platform supporting wireless handheld multi-media devices |
| JP2010165175A (ja) | 2009-01-15 | 2010-07-29 | Internatl Business Mach Corp <Ibm> | バスの使用権を制御する装置および方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3925766A (en) * | 1972-11-29 | 1975-12-09 | Honeywell Inf Systems | Dynamically variable priority access system |
| WO1980002608A1 (en) * | 1979-05-14 | 1980-11-27 | Western Electric Co | Distributed first-come first-served bus allocation apparatus |
| US4371932A (en) * | 1979-07-30 | 1983-02-01 | International Business Machines Corp. | I/O Controller for transferring data between a host processor and multiple I/O units |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3603935A (en) * | 1969-05-12 | 1971-09-07 | Xerox Corp | Memory port priority access system with inhibition of low priority lock-out |
-
1987
- 1987-12-04 BE BE8701396A patent/BE1001290A4/fr not_active IP Right Cessation
- 1987-12-08 FR FR8717529A patent/FR2613096A1/fr not_active Withdrawn
- 1987-12-10 GB GB8728921A patent/GB2202975B/en not_active Expired - Lifetime
- 1987-12-15 DE DE8787118542T patent/DE3778877D1/de not_active Expired - Lifetime
- 1987-12-15 AT AT87118542T patent/ATE75865T1/de not_active IP Right Cessation
- 1987-12-15 EP EP87118542A patent/EP0283580B1/en not_active Expired - Lifetime
- 1987-12-15 ES ES198787118542T patent/ES2032288T3/es not_active Expired - Lifetime
-
1988
- 1988-01-29 CA CA000557758A patent/CA1299295C/en not_active Expired - Lifetime
- 1988-02-03 JP JP63022177A patent/JPH0724044B2/ja not_active Expired - Lifetime
- 1988-02-23 BR BR8800739A patent/BR8800739A/pt unknown
- 1988-02-25 CN CN88100963A patent/CN1012295B/zh not_active Expired
- 1988-02-26 MY MYPI88000198A patent/MY103351A/en unknown
- 1988-02-27 KR KR1019880002040A patent/KR950008228B1/ko not_active Expired - Fee Related
- 1988-03-23 AR AR88310380A patent/AR244899A1/es active
- 1988-03-24 NL NLAANVRAGE8800737,A patent/NL185312C/xx not_active IP Right Cessation
- 1988-03-25 IT IT19946/88A patent/IT1217359B/it active
-
1992
- 1992-06-17 GR GR920401290T patent/GR3004930T3/el unknown
- 1992-07-02 SG SG67992A patent/SG67992G/en unknown
- 1992-09-03 HK HK653/92A patent/HK65392A/xx unknown
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3925766A (en) * | 1972-11-29 | 1975-12-09 | Honeywell Inf Systems | Dynamically variable priority access system |
| WO1980002608A1 (en) * | 1979-05-14 | 1980-11-27 | Western Electric Co | Distributed first-come first-served bus allocation apparatus |
| US4371932A (en) * | 1979-07-30 | 1983-02-01 | International Business Machines Corp. | I/O Controller for transferring data between a host processor and multiple I/O units |
Non-Patent Citations (2)
| Title |
|---|
| IBM TECHNICAL DISLCOSURE BULLETIN, vol. 27, no. 5, octobre 1984, pages 3150-3152, New York, US; G.T. DAVIS: "Multiplexing of interrupt and DMA request lines" * |
| IEEE STANDARD 696 INTERFACE DEVICES, juin 1983, pages 1-40, IEEE, New York, US * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1012295B (zh) | 1991-04-03 |
| GB8728921D0 (en) | 1988-01-27 |
| GR3004930T3 (forum.php) | 1993-04-28 |
| CN88100963A (zh) | 1988-12-28 |
| KR950008228B1 (ko) | 1995-07-26 |
| ES2032288T3 (es) | 1993-02-01 |
| SG67992G (en) | 1992-09-04 |
| AR244899A1 (es) | 1993-11-30 |
| CA1299295C (en) | 1992-04-21 |
| NL8800737A (nl) | 1988-10-17 |
| GB2202975B (en) | 1991-09-25 |
| BE1001290A4 (fr) | 1989-09-19 |
| EP0283580B1 (en) | 1992-05-06 |
| ATE75865T1 (de) | 1992-05-15 |
| KR880011679A (ko) | 1988-10-29 |
| GB2202975A (en) | 1988-10-05 |
| IT1217359B (it) | 1990-03-22 |
| EP0283580A1 (en) | 1988-09-28 |
| MY103351A (en) | 1993-06-30 |
| BR8800739A (pt) | 1988-10-04 |
| JPH0724044B2 (ja) | 1995-03-15 |
| DE3778877D1 (de) | 1992-06-11 |
| NL185312B (nl) | 1989-10-02 |
| JPS63244161A (ja) | 1988-10-11 |
| NL185312C (nl) | 1990-03-01 |
| HK65392A (en) | 1992-09-11 |
| IT8819946A0 (it) | 1988-03-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| BE1000819A3 (fr) | Ordinateur comportant une unite de commande d'acces direct en memoire programmable. | |
| US4920486A (en) | Distributed arbitration apparatus and method for shared bus | |
| FR2632096A1 (fr) | Systeme de microcalculateur a bus multiple avec arbitrage d'acces aux bus | |
| FR2630839A1 (fr) | Procede et dispositif de controle de l'acces a un bus dans un systeme informatique | |
| KR100275407B1 (ko) | 컴퓨터 버스 상의 공유 자원에 대한 신속한 액세스 | |
| EP0020202B1 (fr) | Système multiprocesseur de traitement de signal | |
| FR2827684A1 (fr) | Controleur de memoire presentant une capacite d'ecriture 1x/mx | |
| JPS60143047A (ja) | 並列バス要求裁定式のマルチマスタ−通信バスシステム | |
| WO1988008577A2 (en) | Node for servicing interrupt request messages on a pended bus | |
| EP0063071A1 (fr) | Procédé et dispositif de transmission de données numériques | |
| EP0358715A1 (en) | INTERRUPTION NODE FOR PROVIDING INTERRUPTION REQUESTS TO THE SYSTEM BUS. | |
| FR2528195A1 (fr) | Systeme de communication entre ordinateurs | |
| CA2348069A1 (fr) | Systeme et methode de gestion d'une architecture multi-ressources | |
| FR2860896A1 (fr) | Procede d'arbitrage de l'acces a une ressource partagee | |
| FR2632092A1 (fr) | Circuit de conditionnement d'ecriture d'antememoire retarde pour un systeme de microcalculateur a bus double comprenant une unite 80386 et une unite 82385 | |
| EP0032862B1 (fr) | Dispositif pour superposer les phases successives du transfert des informations entre plusieurs unités d'un système de traitement de l'information | |
| EP0575229A1 (fr) | Procédé pour partager une mémoire à accès direct entre deux processeurs asynchrones et circuit électronique pour la mise en oeuvre de ce procédé | |
| US5038274A (en) | Interrupt servicing and command acknowledgement system using distributed arbitration apparatus and shared bus | |
| BE1001290A4 (fr) | Dispositif d'arbitrage d'acces a memoire direct. | |
| EP0211763A1 (fr) | Procédé d'échange de données entre un microprocesseur et une mémoire et dispositif permettant une mise en oeuvre du procédé | |
| IL124611A (en) | Method and device for determining the status of shared resources | |
| EP0463901B1 (fr) | Procédé de dialogue entre les processeurs d'un système, système pour sa mise en oeuvre et utilisation pour la répartition des processus aux processeurs | |
| FR2686991A1 (fr) | Procede, systeme et processeur de communication entre une pluralite de sous-ensembles d'un equipement. | |
| EP0032864A1 (fr) | Dispositif pour décentraliser la gestion du bus de transfert de données commun à plusieurs unités d'un système de traitement de l'information | |
| US5671370A (en) | Alternating data valid control signals for high performance data transfer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |