FR2427648A1 - Appareil et procede pour assurer des tr ansferts d'informations compatibles par octets et par mots - Google Patents
Appareil et procede pour assurer des tr ansferts d'informations compatibles par octets et par motsInfo
- Publication number
- FR2427648A1 FR2427648A1 FR7913454A FR7913454A FR2427648A1 FR 2427648 A1 FR2427648 A1 FR 2427648A1 FR 7913454 A FR7913454 A FR 7913454A FR 7913454 A FR7913454 A FR 7913454A FR 2427648 A1 FR2427648 A1 FR 2427648A1
- Authority
- FR
- France
- Prior art keywords
- bus
- byte
- transfers
- ensuring
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4009—Coupling between buses with data restructuring
- G06F13/4018—Coupling between buses with data restructuring with data-width conversion
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/04—Addressing variable-length words or parts of words
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
Abstract
Circuit pour transférer des informations numériques entre deux bus comportant tous deux une partie inférieure et une partie supérieure. Les parties inférieure 22a et supérieure 22b d'un bus sont raccordés respectivement aux parties inférieure 26a et supérieure 26b de l'autre bus par l'intermédiaire de transmetteur-récepteurs formant étages séparateurs respectifs 24a, 24b. Un troisième transmetteur-récepteur formant étage séparateur 28 (ou 30) est raccordé entre la partie supérieure du premier bus et la partie inférieure du premier bus ou du second bus. Les transmetteurs-récepteurs sont sélectivement commandés par un signal de commande discret (BHEN) et par le bit le moins significatif de l'adresse (ADRO). Le circuit permet de rendre un processeur ou une mémoire compatible avec un ordinateur qui comporte des circuits utilisateurs organisés par mots et d'autres organisés par multiplets.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US91010378A | 1978-05-30 | 1978-05-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2427648A1 true FR2427648A1 (fr) | 1979-12-28 |
FR2427648B1 FR2427648B1 (fr) | 1985-03-01 |
Family
ID=25428316
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7913454A Granted FR2427648A1 (fr) | 1978-05-30 | 1979-05-28 | Appareil et procede pour assurer des tr ansferts d'informations compatibles par octets et par mots |
Country Status (7)
Country | Link |
---|---|
JP (2) | JPS54157048A (fr) |
CA (1) | CA1129110A (fr) |
DE (1) | DE2921419A1 (fr) |
FR (1) | FR2427648A1 (fr) |
GB (1) | GB2021823B (fr) |
HK (1) | HK14285A (fr) |
SG (1) | SG61084G (fr) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1121031B (it) * | 1979-09-19 | 1986-03-26 | Olivetti & Co Spa | Sistema di elaborazione di dati multiprocessore |
JPS56132624A (en) * | 1980-03-19 | 1981-10-17 | Toshiba Corp | Information processor |
US4371928A (en) * | 1980-04-15 | 1983-02-01 | Honeywell Information Systems Inc. | Interface for controlling information transfers between main data processing systems units and a central subsystem |
JPS5779551A (en) * | 1980-11-06 | 1982-05-18 | Nec Corp | Information transfer device |
JPS57121746A (en) * | 1981-01-22 | 1982-07-29 | Nec Corp | Information processing device |
US4500958A (en) * | 1982-04-21 | 1985-02-19 | Digital Equipment Corporation | Memory controller with data rotation arrangement |
DE3241356A1 (de) * | 1982-11-09 | 1984-05-10 | Siemens AG, 1000 Berlin und 8000 München | Vorrichtung zur mikroprogramm-steuerung eines informationstransfers und verfahren zu ihrem betrieb |
JPS59226923A (ja) * | 1983-05-27 | 1984-12-20 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | バスインタ−フエ−ス装置 |
FR2548489B1 (fr) * | 1983-06-30 | 1986-12-05 | Num Sa | Circuit de comptage destine en particulier a etre associe a un capteur incremental et apte a cooperer avec un calculateur a huit ou seize caracteres binaires |
DE3400673A1 (de) * | 1984-01-11 | 1985-07-18 | Robert Bosch Gmbh, 7000 Stuttgart | Mikrocomputer |
JPS60160425A (ja) * | 1984-02-01 | 1985-08-22 | Hitachi Ltd | 接続回路 |
US4621341A (en) * | 1984-08-24 | 1986-11-04 | Advanced Micro Devices, Inc. | Method and apparatus for transferring data in parallel from a smaller to a larger register |
US4716527A (en) * | 1984-12-10 | 1987-12-29 | Ing. C. Olivetti | Bus converter |
JPS61139866A (ja) * | 1984-12-11 | 1986-06-27 | Toshiba Corp | マイクロプロセツサ |
JPS61175845A (ja) * | 1985-01-31 | 1986-08-07 | Toshiba Corp | マイクロプロセツサシステム |
BG45007A1 (fr) * | 1987-03-19 | 1989-03-15 | Khristo A Turlakov | |
GB2211326B (en) * | 1987-10-16 | 1991-12-11 | Hitachi Ltd | Address bus control apparatus |
JPH01300361A (ja) * | 1988-05-28 | 1989-12-04 | Nec Eng Ltd | マイクロプロセッサシステム |
GB2222471B (en) * | 1988-08-29 | 1992-12-09 | Mitsubishi Electric Corp | Ic card with switchable bus structure |
JP2539012B2 (ja) * | 1988-09-28 | 1996-10-02 | 富士通株式会社 | メモリカ―ド |
DE3900348A1 (de) * | 1989-01-07 | 1990-07-12 | Diehl Gmbh & Co | Universelles bus-system |
JPH0648774Y2 (ja) * | 1989-09-21 | 1994-12-12 | 沖電気工業株式会社 | カード型集積回路、並びにコネクタの端子構造 |
US5115411A (en) * | 1990-06-06 | 1992-05-19 | Ncr Corporation | Dual port memory system |
JP2568510Y2 (ja) * | 1992-01-13 | 1998-04-15 | 日産ディーゼル工業株式会社 | パーティキュレートトラップフィルタ再生装置 |
JP3226055B2 (ja) * | 1992-09-16 | 2001-11-05 | 松下電器産業株式会社 | 情報処理装置 |
KR19980033054A (ko) | 1996-10-23 | 1998-07-25 | 윌리엄비.켐플러 | 프로그램 가능 메모리 액세스 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1254929A (en) * | 1969-03-26 | 1971-11-24 | Standard Telephones Cables Ltd | Improvements in or relating to digital computers |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5846727B2 (ja) * | 1975-02-20 | 1983-10-18 | パナフアコム カブシキガイシヤ | チヨクセツメモリ アクセスセイギヨホウシキ |
CA1120123A (fr) * | 1976-11-11 | 1982-03-16 | Richard P. Kelly | Mecanisme automatique de guidage et de mise en forme des donnees |
-
1979
- 1979-04-12 GB GB7913088A patent/GB2021823B/en not_active Expired
- 1979-05-09 CA CA327,297A patent/CA1129110A/fr not_active Expired
- 1979-05-23 JP JP6456379A patent/JPS54157048A/ja active Pending
- 1979-05-26 DE DE19792921419 patent/DE2921419A1/de active Granted
- 1979-05-28 FR FR7913454A patent/FR2427648A1/fr active Granted
-
1984
- 1984-08-29 SG SG61084A patent/SG61084G/en unknown
-
1985
- 1985-02-28 HK HK14285A patent/HK14285A/xx unknown
-
1987
- 1987-08-10 JP JP12154487U patent/JPS6335152U/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1254929A (en) * | 1969-03-26 | 1971-11-24 | Standard Telephones Cables Ltd | Improvements in or relating to digital computers |
Non-Patent Citations (1)
Title |
---|
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 9, no. 9, février 1967, New York (US) * |
Also Published As
Publication number | Publication date |
---|---|
DE2921419C2 (fr) | 1990-12-20 |
DE2921419A1 (de) | 1979-12-13 |
JPS54157048A (en) | 1979-12-11 |
FR2427648B1 (fr) | 1985-03-01 |
GB2021823A (en) | 1979-12-05 |
HK14285A (en) | 1985-03-08 |
CA1129110A (fr) | 1982-08-03 |
JPS6335152U (fr) | 1988-03-07 |
SG61084G (en) | 1985-03-15 |
GB2021823B (en) | 1983-04-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2427648A1 (fr) | Appareil et procede pour assurer des tr ansferts d'informations compatibles par octets et par mots | |
JPS57105879A (en) | Control system for storage device | |
EP0035326A3 (fr) | Circuit de décodage | |
JPS5476034A (en) | Bus data transfer system | |
JPS56110125A (en) | Data processing device | |
JPS5798007A (en) | Unit for controlling remote input and output in programmable logical controller | |
EP0183486A3 (fr) | Interface de microprocesseur pour utilisation dans un système de télécommunication | |
JPS5723132A (en) | Acquisition system for priority right of interruption | |
JPS57134748A (en) | Buffer memory device | |
JPS5733472A (en) | Memory access control system | |
JPS5543636A (en) | Digital device | |
JPS5466732A (en) | Data buffer control unit in data transfer unit | |
JPS56168256A (en) | Data processor | |
JPS575141A (en) | Bus control system | |
JPS55143659A (en) | Memory interface | |
JPS60158294U (ja) | ガス漏れ検知システムの中継器 | |
JPS5798048A (en) | Memory information voice message for electronic computer | |
JPS5643850A (en) | Intermultiplexer communication control system | |
ES8503905A1 (es) | "un analizador de senal de prueba para un sistema de conmutacion telefonica con control distribuido". | |
JPS55153026A (en) | Address control system | |
JPS56166692A (en) | Data processor | |
JPS56107616A (en) | Control system for time delay rate of signal | |
JPS6443891A (en) | Semiconductor memory device | |
JPS5572245A (en) | Data transmission system for crt display unit | |
JPS5786979A (en) | Word processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |