FR2411468A1 - Memoire tampon d'informations du type " file d'attente " comportant une entree fixe et une sortie variable - Google Patents

Memoire tampon d'informations du type " file d'attente " comportant une entree fixe et une sortie variable

Info

Publication number
FR2411468A1
FR2411468A1 FR7834813A FR7834813A FR2411468A1 FR 2411468 A1 FR2411468 A1 FR 2411468A1 FR 7834813 A FR7834813 A FR 7834813A FR 7834813 A FR7834813 A FR 7834813A FR 2411468 A1 FR2411468 A1 FR 2411468A1
Authority
FR
France
Prior art keywords
buffer
information
waiting queue
buffer memory
variable output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7834813A
Other languages
English (en)
Other versions
FR2411468B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of FR2411468A1 publication Critical patent/FR2411468A1/fr
Application granted granted Critical
Publication of FR2411468B1 publication Critical patent/FR2411468B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Bus Control (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Communication Control (AREA)

Abstract

MEMOIRE TAMPON D'INFORMATIONS DU TYPE "FILE D'ATTENTE" COMPORTANT UNE ENTREE FIXE PAR LAQUELLE L'INFORMATION EST AMENEE AU TAMPON ET UNE LIGNE OMNIBUS DE SORTIE PAR LAQUELLE L'INFORMATION EST EXTRAITE DU TAMPON. LE TAMPON COMPORTE DES MOYENS LOGIQUES PERMETTANT DE SELECTIONNER UN EMPLACEMENT DE SORTIE VARIABLE. DANS LES MOYENS LOGIQUES, ON DETERMINE DE PREFERENCE A L'AIDE DE SIGNAUX D'ETAT COOPERANT AVEC DES SIGNAUX PRESENTES DE L'EXTERIEUR DU TAMPON, L'ENDROIT OU L'INFORMATION DOIT ETRE EXTRAITE DU TAMPON ET, S'IL LE FAUT, LE MOMENT OU L'INFORMATION CONTENUE DANS LE TAMPON DOIT ETRE DECALEE A PARTIR DE L'EMPLACEMENT D'ENTREE. APPLICATION A LA TRANSMISSION DE DONNEES.
FR7834813A 1977-12-12 1978-12-11 Memoire tampon d'informations du type " file d'attente " comportant une entree fixe et une sortie variable Granted FR2411468A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7713708A NL7713708A (nl) 1977-12-12 1977-12-12 Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met vaste ingang en variabele uitgang.

Publications (2)

Publication Number Publication Date
FR2411468A1 true FR2411468A1 (fr) 1979-07-06
FR2411468B1 FR2411468B1 (fr) 1985-01-18

Family

ID=19829733

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7834813A Granted FR2411468A1 (fr) 1977-12-12 1978-12-11 Memoire tampon d'informations du type " file d'attente " comportant une entree fixe et une sortie variable

Country Status (6)

Country Link
US (1) US4314361A (fr)
JP (1) JPS5921055B2 (fr)
DE (1) DE2853240A1 (fr)
FR (1) FR2411468A1 (fr)
GB (1) GB2009980B (fr)
NL (1) NL7713708A (fr)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU575351B2 (en) * 1983-11-07 1988-07-28 Digital Equipment Corporation Data processing system
US5038277A (en) * 1983-11-07 1991-08-06 Digital Equipment Corporation Adjustable buffer for data communications in a data processing system
US4864543A (en) * 1987-04-30 1989-09-05 Texas Instruments Incorporated First-in, first-out memory with counter address pointers for generating multiple memory status flags
US4833655A (en) * 1985-06-28 1989-05-23 Wang Laboratories, Inc. FIFO memory with decreased fall-through delay
CH671476A5 (fr) * 1986-06-16 1989-08-31 Siemens Ag Albis
US4899307A (en) * 1987-04-10 1990-02-06 Tandem Computers Incorporated Stack with unary encoded stack pointer
GB2232797B (en) * 1989-06-16 1993-12-08 Samsung Semiconductor Inc RAM based serial memory with pipelined look-ahead reading
US5343435A (en) * 1991-06-14 1994-08-30 Integrated Device Technology, Inc. Use of a data register to effectively increase the efficiency of an on-chip write buffer
JP2001505752A (ja) 1997-08-20 2001-04-24 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 複数のレベルのハウスキーピングに適合されたソフトウェアマネジメントを備える一時データストリーム処理バッファメモリ編成
SE9904685D0 (sv) * 1999-12-17 1999-12-17 Switchcore Ab A programmable packet decoder
US6694389B2 (en) * 2001-03-19 2004-02-17 Sun Microsystems, Inc. Method and apparatus for data flow analysis
US6711494B2 (en) * 2001-07-30 2004-03-23 Emulex Corporation Data formatter for shifting data to correct data lanes
US6836852B2 (en) 2001-10-29 2004-12-28 Agilent Technologies, Inc. Method for synchronizing multiple serial data streams using a plurality of clock signals
KR102532528B1 (ko) * 2016-04-07 2023-05-17 에스케이하이닉스 주식회사 메모리 장치 및 이의 동작 방법

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3629857A (en) * 1969-09-18 1971-12-21 Burroughs Corp Computer input buffer memory including first in-first out and first in-last out modes

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7014737A (fr) * 1970-10-08 1972-04-11
US3736575A (en) * 1972-02-01 1973-05-29 Dyad Systems Inc Single line per bit asynchronous circuit and system
DE2348452B2 (de) * 1973-09-26 1977-12-29 Siemens AG, 1000 Berlin und 8000 München Anschluss taktgebundener datenuebertragungseinrichtungen an ein datenendgeraet, das zur aussendung von daten nach dem start-stop-prinzip ausgelegt ist
DE2414874B2 (de) * 1974-03-27 1977-05-05 Synchrones schieberegister mit serien- und paralleleingabe und grundstelleingang
DE2441584A1 (de) * 1974-08-30 1976-03-11 Siemens Ag Pufferspeicher
US4090256A (en) * 1975-05-27 1978-05-16 Motorola, Inc. First-in-first-out register implemented with single rank storage elements
DE2729361A1 (de) * 1976-07-29 1978-02-09 Motorola Inc Speicherschaltung

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3629857A (en) * 1969-09-18 1971-12-21 Burroughs Corp Computer input buffer memory including first in-first out and first in-last out modes

Also Published As

Publication number Publication date
DE2853240A1 (de) 1979-06-13
GB2009980B (en) 1982-04-15
FR2411468B1 (fr) 1985-01-18
DE2853240C2 (fr) 1989-02-02
GB2009980A (en) 1979-06-20
JPS5921055B2 (ja) 1984-05-17
NL7713708A (nl) 1979-06-14
JPS5489441A (en) 1979-07-16
US4314361A (en) 1982-02-02

Similar Documents

Publication Publication Date Title
FR2411467A1 (fr) Memoire tampon d'informations du type " file d'attente " comportant une entree variable et une sortie fixe
FR2411466A1 (fr) Memoire tampon d'informations du type " file d'attente " comportant une entree variable et une sortie variable
FR2411468A1 (fr) Memoire tampon d'informations du type " file d'attente " comportant une entree fixe et une sortie variable
KR890702146A (ko) 온-보드 칩 선택 및 프로그램 가능한 버스 스트레칭 마이크로 컴퓨터
US3953838A (en) FIFO Buffer register memory utilizing a one-shot data transfer system
FR2371013A1 (fr) Dispositif de conversion du format des donnees dans un processeur de donnees numeriques
FR2440659A1 (fr) Circuit de couplage pour transferer des signaux de donnees a grande vitesse
FR2385145A1 (fr) Dispositif de recherche d'une chaine de caracteres dans un train de donnees
FR2382054A1 (fr) Circuit de transmission de signaux d'un processeur a un ou plusieurs autres processeurs connectes a la meme ligne commune dans un systeme informatique
KR910014713A (ko) 2개의 비동기 펄스간의 시간을 측정하는 방법 및 시간 측정 회로
FR2440657A1 (fr) Perfectionnement aux reseaux logiques programmables a fonctions multiples
FR2354595A1 (fr) Systeme calculateur
FR2357004A1 (fr) Dispositif d'echantillonnage et de recuperation de donnees par la methode d'enregistrement a double transition comportant des moyens de retard
FR2371730A1 (fr) Unite de commande d'interface entree/sortie pour un sous-systeme entree/sortie
FR2419617A1 (fr) Dispositif d'interface de conversion de donnees dans un systeme de traitement de texte
FR2406251A1 (fr) Perfectionnements a un systeme de commande de transfert de donnees
SU674072A1 (ru) Симплексное устройство дл приема и передачи информации
SU1347097A1 (ru) Запоминающее устройство с коррекцией программы
SU615600A1 (ru) Селектор импульсов заданной длительности
SU869004A1 (ru) Устройство дл задержки импульсов
JPS56149626A (en) Channel device
JPH01269150A (ja) バッファリング装置
SU396719A1 (ru) Регистр сдвига
SU525078A1 (ru) Устройство управлени передачей информации между вычислительными машинами
FREY et al. On the nature of electrosensing in the fish(Mathematical models for determining nature of electrosensing mechanism and its sensitivity in fish)

Legal Events

Date Code Title Description
ST Notification of lapse