FR2376592A1 - Procede pour obtenir des elements conducteurs et des elements resistifs dans les microcircuits pour hyperfrequences - Google Patents

Procede pour obtenir des elements conducteurs et des elements resistifs dans les microcircuits pour hyperfrequences

Info

Publication number
FR2376592A1
FR2376592A1 FR7739383A FR7739383A FR2376592A1 FR 2376592 A1 FR2376592 A1 FR 2376592A1 FR 7739383 A FR7739383 A FR 7739383A FR 7739383 A FR7739383 A FR 7739383A FR 2376592 A1 FR2376592 A1 FR 2376592A1
Authority
FR
France
Prior art keywords
elements
conductive
resistive elements
layer
hyperfrequencies
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7739383A
Other languages
English (en)
Other versions
FR2376592B1 (fr
Inventor
Marina Bujatti
Carlo Misiano
Enrico Simonetti
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Leonardo SpA
Original Assignee
Selenia Industrie Elettroniche Associate SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Selenia Industrie Elettroniche Associate SpA filed Critical Selenia Industrie Elettroniche Associate SpA
Publication of FR2376592A1 publication Critical patent/FR2376592A1/fr
Application granted granted Critical
Publication of FR2376592B1 publication Critical patent/FR2376592B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/702Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof of thick-or thin-film circuits or parts thereof
    • H01L21/707Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof of thick-or thin-film circuits or parts thereof of thin-film circuits or parts thereof
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/16Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/167Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061Etching masks
    • H05K3/062Etching masks consisting of metals or alloys or metallic inorganic compounds
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0302Properties and characteristics in general
    • H05K2201/0317Thin film conductor layer; Thin film passive component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03Metal processing
    • H05K2203/0361Stripping a part of an upper metal layer to expose a lower metal layer, e.g. by etching or using a laser
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03Metal processing
    • H05K2203/0384Etch stop layer, i.e. a buried barrier layer for preventing etching of layers under the etch stop layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/388Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49082Resistor making
    • Y10T29/49099Coating resistive material on a base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Metallurgy (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Weting (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)

Abstract

Le procédé consiste à déposer sur un substrat isolant une couche mince constituée par un matériau à haute conductivité, puis à enlever par photogravure ladite couche conductrice sur les zones constituant les éléments résistifs, puis par un dépôt électrolytique sur les zones constituant les éléments résistifs d'un materiau de masquage, puis d'un dépôt électrolytique d'une couche épaisse de matériau conducteur, puis d'un autre dépôt électrolytique d'un matériau protecteur sur les éléments conducteurs, puis enlèvement par érosion ionique de ladite couche de matériau conducteur non protégée par le matériau déposé à la phase précédente, et enfin, enlèvement par attaque chimique différentielle des restes dudit matériau protecteur.
FR7739383A 1976-12-28 1977-12-20 Procede pour obtenir des elements conducteurs et des elements resistifs dans les microcircuits pour hyperfrequences Granted FR2376592A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT52808/76A IT1074235B (it) 1976-12-28 1976-12-28 Procedimento per la realizzazione degli elementi conduttivi e resististivi in microcircuiti per microonde

Publications (2)

Publication Number Publication Date
FR2376592A1 true FR2376592A1 (fr) 1978-07-28
FR2376592B1 FR2376592B1 (fr) 1983-02-04

Family

ID=11277619

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7739383A Granted FR2376592A1 (fr) 1976-12-28 1977-12-20 Procede pour obtenir des elements conducteurs et des elements resistifs dans les microcircuits pour hyperfrequences

Country Status (6)

Country Link
US (1) US4157284A (fr)
DE (1) DE2757519A1 (fr)
FR (1) FR2376592A1 (fr)
GB (1) GB1593787A (fr)
IT (1) IT1074235B (fr)
NL (1) NL7714473A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1983001344A1 (fr) * 1981-10-06 1983-04-14 Gruner, Heiko Circuit electronique a couche mince et son procede de fabrication

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1179418B (it) * 1984-07-20 1987-09-16 Selenia Ind Elettroniche Procedimento per la realizzazione di resistori integrati a film sottile con doppio strato resistivo, mediante erosione ionica

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3864180A (en) * 1971-07-23 1975-02-04 Litton Systems Inc Process for forming thin-film circuit devices
US3904461A (en) * 1972-10-02 1975-09-09 Bendix Corp Method of manufacturing solderable thin film microcircuit with stabilized resistive films
FR2290762A1 (fr) * 1974-11-06 1976-06-04 Lignes Telegraph Telephon Procede de realisation de contacts ohmiques pour circuits en couche mince

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3217209A (en) * 1960-05-12 1965-11-09 Xerox Corp Printed circuits with resistive and capacitive elements
US3256588A (en) * 1962-10-23 1966-06-21 Philco Corp Method of fabricating thin film r-c circuits on single substrate
US3423260A (en) * 1966-03-21 1969-01-21 Bunker Ramo Method of making a thin film circuit having a resistor-conductor pattern
US3449828A (en) * 1966-09-28 1969-06-17 Control Data Corp Method for producing circuit module
GB1248142A (en) * 1969-06-20 1971-09-29 Decca Ltd Improvements in or relating to electrical circuits assemblies

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3864180A (en) * 1971-07-23 1975-02-04 Litton Systems Inc Process for forming thin-film circuit devices
US3904461A (en) * 1972-10-02 1975-09-09 Bendix Corp Method of manufacturing solderable thin film microcircuit with stabilized resistive films
FR2290762A1 (fr) * 1974-11-06 1976-06-04 Lignes Telegraph Telephon Procede de realisation de contacts ohmiques pour circuits en couche mince

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1983001344A1 (fr) * 1981-10-06 1983-04-14 Gruner, Heiko Circuit electronique a couche mince et son procede de fabrication

Also Published As

Publication number Publication date
IT1074235B (it) 1985-04-17
DE2757519A1 (de) 1978-06-29
US4157284A (en) 1979-06-05
GB1593787A (en) 1981-07-22
FR2376592B1 (fr) 1983-02-04
NL7714473A (nl) 1978-06-30

Similar Documents

Publication Publication Date Title
US5875531A (en) Method of manufacturing an electronic multilayer component
EP0371854A3 (fr) Méthode pour déposer sélectivement un métal réfractaire sur des substrats semi-conducteurs
GB1319682A (en) Thin film metallization process for microcircuits
ATE105597T1 (de) Procede de metallisation sous vide permettant le depot d'un compose organo-metallique sur un substrat.
GB1248142A (en) Improvements in or relating to electrical circuits assemblies
EP0156999A3 (fr) Procédé pour la fabrication d'une couche conductrice sur une région isolante d'un substrat
GB1527108A (en) Methods of forming conductors on substrates involving electroplating
FR2376592A1 (fr) Procede pour obtenir des elements conducteurs et des elements resistifs dans les microcircuits pour hyperfrequences
US3708403A (en) Self-aligning electroplating mask
CA1213044A (fr) Methode de decollement d'enduit
KR850003062A (ko) 글로우 방전에 의한 반도체층 퇴적 방법
FR2348982A1 (fr) Procede de depot chimique d'un metal a la surface d'un substrat dielectrique
JPS5812315A (ja) 薄膜コイルの製造方法
EP0175654B1 (fr) Procédé de fabrication de résistances intégrées à deux couches minces résistives utilisant l'érosion ionique
JPS5685711A (en) Manufacture of diffraction grating
JPS5241654A (en) Formation of roughened coating layer by electro-phoresis and coating c omposition for the same
JPS6338421B2 (fr)
GB1570777A (en) Multi-layer vacuum evaporation deposition method
SU964732A1 (ru) Способ изготовлени запоминающих матриц на плоских магнитных доменах
US4938990A (en) Pattern metallizing
JP2679201B2 (ja) 酸化ルテニウム系薄膜のエッチング方法
GB1329287A (en) Circuit patterns on substrates
JPS5789980A (en) Thermal head
SU1555647A1 (ru) Способ контрол растекаемости жидких металлов
RU2118793C1 (ru) Электрод сравнения

Legal Events

Date Code Title Description
ST Notification of lapse