FR2349917B1 - - Google Patents

Info

Publication number
FR2349917B1
FR2349917B1 FR7712925A FR7712925A FR2349917B1 FR 2349917 B1 FR2349917 B1 FR 2349917B1 FR 7712925 A FR7712925 A FR 7712925A FR 7712925 A FR7712925 A FR 7712925A FR 2349917 B1 FR2349917 B1 FR 2349917B1
Authority
FR
France
Prior art keywords
output
clock
store
signal
mge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7712925A
Other languages
English (en)
Other versions
FR2349917A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Voyix Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR Corp filed Critical NCR Corp
Publication of FR2349917A1 publication Critical patent/FR2349917A1/fr
Application granted granted Critical
Publication of FR2349917B1 publication Critical patent/FR2349917B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
FR7712925A 1976-04-29 1977-04-29 Systeme de stockage de donnees Granted FR2349917A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/681,675 US4051355A (en) 1976-04-29 1976-04-29 Apparatus and method for increasing the efficiency of random access storage

Publications (2)

Publication Number Publication Date
FR2349917A1 FR2349917A1 (fr) 1977-11-25
FR2349917B1 true FR2349917B1 (fr) 1982-07-09

Family

ID=24736275

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7712925A Granted FR2349917A1 (fr) 1976-04-29 1977-04-29 Systeme de stockage de donnees

Country Status (6)

Country Link
US (1) US4051355A (fr)
JP (1) JPS6027051B2 (fr)
CA (1) CA1070850A (fr)
DE (1) DE2719291C3 (fr)
FR (1) FR2349917A1 (fr)
GB (1) GB1536103A (fr)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4360915A (en) * 1979-02-07 1982-11-23 The Warner & Swasey Company Error detection means
EP0082198A1 (fr) * 1981-06-26 1983-06-29 Ncr Corporation Dispositif de controle d'erreur de memoire a haute vitesse
US4464754A (en) * 1982-03-26 1984-08-07 Rca Corporation Memory system with redundancy for error avoidance
JPS6090155U (ja) * 1983-11-25 1985-06-20 株式会社吉野工業所 スクイズ容器
US4612640A (en) * 1984-02-21 1986-09-16 Seeq Technology, Inc. Error checking and correction circuitry for use with an electrically-programmable and electrically-erasable memory array
JPS6235952U (fr) * 1985-08-23 1987-03-03
EP0379625B1 (fr) * 1989-01-27 1995-07-19 Siemens Aktiengesellschaft Procédé de traitement de mots binaires contrôlables par parité, qui, pendant leur transmission, subissent une atténuation numérique et/ou une conversion de code
US5283763A (en) * 1989-09-21 1994-02-01 Ncr Corporation Memory control system and method
US5500950A (en) * 1993-01-29 1996-03-19 Motorola, Inc. Data processor with speculative data transfer and address-free retry
US6061305A (en) * 1997-06-25 2000-05-09 Advanced Micro Devices, Inc. Device to measure average timing parameters
US6167032A (en) * 1997-11-07 2000-12-26 International Business Machines Corporation System and method for avoiding host transmit underruns in a communication network
US6137804A (en) * 1997-12-02 2000-10-24 International Business Machines Corporation System and method for automatic retry of transmit, independent of a host processor, after an underrun occurs in a LAN
JP3741077B2 (ja) * 2002-05-22 2006-02-01 日本電気株式会社 データ転送装置
GB0905377D0 (en) * 2009-03-30 2009-05-13 Danmedical Ltd Medical apparatus
EP3014449A4 (fr) * 2013-06-27 2017-03-08 Hewlett-Packard Enterprise Development LP Signal d'erreur de bus de mémoire
WO2015065426A1 (fr) 2013-10-31 2015-05-07 Hewlett-Packard Development Company, L.P. Accès mémoire à une mémoire occupée
US10073652B2 (en) * 2015-09-24 2018-09-11 International Business Machines Corporation Performance optimized storage vaults in a dispersed storage network

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3619585A (en) * 1969-11-17 1971-11-09 Rca Corp Error controlled automatic reinterrogation of memory

Also Published As

Publication number Publication date
DE2719291C3 (de) 1979-05-31
JPS52132638A (en) 1977-11-07
CA1070850A (fr) 1980-01-29
DE2719291A1 (de) 1977-11-10
FR2349917A1 (fr) 1977-11-25
JPS6027051B2 (ja) 1985-06-27
US4051355A (en) 1977-09-27
GB1536103A (en) 1978-12-20
DE2719291B2 (de) 1978-10-05

Similar Documents

Publication Publication Date Title
FR2349917B1 (fr)
GB1293488A (en) Data translation apparatus
GB1497484A (en) Bipolar signal checking circuit
GB1176927A (en) Input/Output Control System for Electronic Computer
GB1477236A (en) Computer memory read delay
GB1245983A (en) Signal translating stage
US4692635A (en) Self-timed logic level transition detector
EP0130432A2 (fr) Appareil d'interruption d'horloge de système à la suite de l'apparition d'une erreur initiale
GB1454531A (en) Frequency comparison circuit arrangements
GB1038704A (en) A self-addressed data store
SU1119020A1 (ru) Устройство управлени пам тью
EP0167241A3 (en) Microprogramme sequence controller
SU674102A1 (ru) Ассоциативное запоминающее устройство
SU572846A1 (ru) Блок управлени дл запоминающего устройства
EP0030628A3 (en) Device for serial transmission of data words existing in parallel while using a parallel-series converter
GB1018762A (en) Data transfer system
JPS5782298A (en) Diagnostic system for storage device
SU1179336A1 (ru) Устройство управлени
SU1003151A1 (ru) Запоминающее устройство с контролем информации при записи
SU1256181A1 (ru) Умножитель частоты следовани импульсов
RU1455980C (ru) Самокорректирующийся делитель частоты
GB1105473A (en) Control of peripheral devices of computer
JPS5972845A (ja) 非同期式デ−タ受信回路
JPS5354429A (en) Memory device
JPS5814989B2 (ja) ロジック素子あるいはロジック回路の動作速度試験回路

Legal Events

Date Code Title Description
TP Transmission of property
ST Notification of lapse