FI973421A0 - Foerfarande foer att utfoera faskomparering och faskomparator - Google Patents

Foerfarande foer att utfoera faskomparering och faskomparator

Info

Publication number
FI973421A0
FI973421A0 FI973421A FI973421A FI973421A0 FI 973421 A0 FI973421 A0 FI 973421A0 FI 973421 A FI973421 A FI 973421A FI 973421 A FI973421 A FI 973421A FI 973421 A0 FI973421 A0 FI 973421A0
Authority
FI
Finland
Prior art keywords
signal
state machine
compared
uteraera
faskomparering
Prior art date
Application number
FI973421A
Other languages
English (en)
Other versions
FI103538B1 (fi
FI973421A (fi
FI103538B (fi
Inventor
Olli Piirainen
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Publication of FI973421A0 publication Critical patent/FI973421A0/fi
Priority to FI973421A priority Critical patent/FI103538B/fi
Priority to CNB988011905A priority patent/CN1169297C/zh
Priority to ES98939667T priority patent/ES2191956T3/es
Priority to US09/269,978 priority patent/US6532257B1/en
Priority to AT98939667T priority patent/ATE231308T1/de
Priority to JP51285299A priority patent/JP4166841B2/ja
Priority to AU88095/98A priority patent/AU745305B2/en
Priority to DE69810748T priority patent/DE69810748T2/de
Priority to PCT/FI1998/000634 priority patent/WO1999009654A2/en
Priority to EP98939667A priority patent/EP0938779B1/en
Publication of FI973421A publication Critical patent/FI973421A/fi
Priority to NO991859A priority patent/NO991859L/no
Application granted granted Critical
Publication of FI103538B1 publication Critical patent/FI103538B1/fi
Publication of FI103538B publication Critical patent/FI103538B/fi

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
    • H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
    • H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
  • Heterocyclic Carbon Compounds Containing A Hetero Ring Having Oxygen Or Sulfur (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Pyrane Compounds (AREA)
  • Measuring Phase Differences (AREA)
  • Information Transfer Systems (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Control Of Electric Motors In General (AREA)
  • Measurement Of Current Or Voltage (AREA)
FI973421A 1997-08-20 1997-08-20 Menetelmä vaihevertailun suorittamiseksi ja vaihevertailija FI103538B (fi)

Priority Applications (11)

Application Number Priority Date Filing Date Title
FI973421A FI103538B (fi) 1997-08-20 1997-08-20 Menetelmä vaihevertailun suorittamiseksi ja vaihevertailija
AU88095/98A AU745305B2 (en) 1997-08-20 1998-08-18 Method for performing phase comparison, and phase comparator
PCT/FI1998/000634 WO1999009654A2 (en) 1997-08-20 1998-08-18 Method for performing phase comparison, and phase comparator
US09/269,978 US6532257B1 (en) 1997-08-20 1998-08-18 Method for performing phase comparison, and phase comparator
AT98939667T ATE231308T1 (de) 1997-08-20 1998-08-18 Verfahren zum phasenvergleich und phasenkomparator
JP51285299A JP4166841B2 (ja) 1997-08-20 1998-08-18 位相比較を行う方法及び位相比較器
CNB988011905A CN1169297C (zh) 1997-08-20 1998-08-18 用于执行相位比较的方法和相位比较器
DE69810748T DE69810748T2 (de) 1997-08-20 1998-08-18 Verfahren zum phasenvergleich und phasenkomparator
ES98939667T ES2191956T3 (es) 1997-08-20 1998-08-18 Metodo para realizar comparaciones de fase y comparador de fase.
EP98939667A EP0938779B1 (en) 1997-08-20 1998-08-18 Method for performing phase comparison, and phase comparator
NO991859A NO991859L (no) 1997-08-20 1999-04-19 FremgangsmÕte for Õ utf°re fase-sammenlikning, samt fasekomparator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FI973421A FI103538B (fi) 1997-08-20 1997-08-20 Menetelmä vaihevertailun suorittamiseksi ja vaihevertailija

Publications (4)

Publication Number Publication Date
FI973421A0 true FI973421A0 (fi) 1997-08-20
FI973421A FI973421A (fi) 1999-02-21
FI103538B1 FI103538B1 (fi) 1999-07-15
FI103538B FI103538B (fi) 1999-07-15

Family

ID=8549392

Family Applications (1)

Application Number Title Priority Date Filing Date
FI973421A FI103538B (fi) 1997-08-20 1997-08-20 Menetelmä vaihevertailun suorittamiseksi ja vaihevertailija

Country Status (11)

Country Link
US (1) US6532257B1 (fi)
EP (1) EP0938779B1 (fi)
JP (1) JP4166841B2 (fi)
CN (1) CN1169297C (fi)
AT (1) ATE231308T1 (fi)
AU (1) AU745305B2 (fi)
DE (1) DE69810748T2 (fi)
ES (1) ES2191956T3 (fi)
FI (1) FI103538B (fi)
NO (1) NO991859L (fi)
WO (1) WO1999009654A2 (fi)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6873183B1 (en) * 2003-05-12 2005-03-29 Xilinx, Inc. Method and circuit for glitchless clock control
US7129765B2 (en) 2004-04-30 2006-10-31 Xilinx, Inc. Differential clock tree in an integrated circuit
CN115800992B (zh) * 2023-02-07 2023-06-02 浪潮电子信息产业股份有限公司 一种握手信号的拆分电路、方法、装置、设备及存储介质

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3130156C2 (de) 1981-07-30 1986-11-27 Siemens AG, 1000 Berlin und 8000 München Digitaler Frequenz-Phasenkomparator
US4814726A (en) 1987-08-17 1989-03-21 National Semiconductor Corporation Digital phase comparator/charge pump with zero deadband and minimum offset
EP0520558A1 (en) 1991-06-27 1992-12-30 Koninklijke Philips Electronics N.V. Phase locked loop and digital phase comparator for use in a phase-locked loop
GB2262415B (en) 1991-12-13 1995-08-16 Digital Equipment Int Handshake synchronization system
US5583458A (en) * 1995-05-03 1996-12-10 Intel Corporation Phase detector with edge-sensitive enable and disable
US5744983A (en) * 1995-05-03 1998-04-28 Intel Corporation Phase detector with edge-sensitive enable and disable
US6081571A (en) 1995-12-15 2000-06-27 Telefonaktiebolaget Lm Ericsson Discrete phase locked loop
US5920207A (en) * 1997-11-05 1999-07-06 Hewlett Packard Company Asynchronous phase detector having a variable dead zone
US6239626B1 (en) * 2000-01-07 2001-05-29 Cisco Technology, Inc. Glitch-free clock selector

Also Published As

Publication number Publication date
NO991859D0 (no) 1999-04-19
EP0938779A2 (en) 1999-09-01
JP4166841B2 (ja) 2008-10-15
NO991859L (no) 1999-04-19
CN1237289A (zh) 1999-12-01
ES2191956T3 (es) 2003-09-16
WO1999009654A3 (en) 1999-06-03
US6532257B1 (en) 2003-03-11
AU8809598A (en) 1999-03-08
FI103538B1 (fi) 1999-07-15
ATE231308T1 (de) 2003-02-15
WO1999009654A2 (en) 1999-02-25
AU745305B2 (en) 2002-03-21
DE69810748T2 (de) 2003-10-02
DE69810748D1 (de) 2003-02-20
FI973421A (fi) 1999-02-21
CN1169297C (zh) 2004-09-29
EP0938779B1 (en) 2003-01-15
FI103538B (fi) 1999-07-15
JP2001505028A (ja) 2001-04-10

Similar Documents

Publication Publication Date Title
SE9801671L (sv) Integrerad krets och metod för att förmå en intgrerad krets att exekvera instruktioner
DE59801251D1 (de) Werkzeugmaschine
PT828717E (pt) Metodo de preparacao de 3-haloalquil-1h-pirazoles
TW364076B (en) Apparatus and method for generating a phase-controlled clock signal
BR9813590A (pt) Divisor de frequência, e, processo para controlar o mesmo.
TW345638B (en) Control structure for a high-speed asynchronous pipeline
ATE297566T1 (de) Zufallszahlengenerator und verfahren zum erzeugen einer zufallszahl
SE9604684L (sv) Anordning och förfarande för tangentbordsavläsning
DE60102694D1 (de) Modulares computersystem und -verfahren
FI973421A0 (fi) Foerfarande foer att utfoera faskomparering och faskomparator
WO1998024527A3 (en) Data communication apparatus
BR9814785A (pt) Método e sistema para gerar uma sequência complexa de pseudo-ruìdo para processar um sinal de acesso múltiplo de divisão por código
WO2001038959A3 (en) An apparatus and method for determining emotional and conceptual context from a user input
EP0356940A3 (en) Finite state machine
IT1216080B (it) Metodo e dispositivo per economizzare detersivo, particolarmente per una macchina lavabiancheria a ciclo automatico.
SE9704860L (sv) Metod och anordning för detektering av fasskillnad
KR960021323A (ko) 와이어 컷 방전가공기의 방전전압 제어장치
KR970068453A (ko) 팩시밀리장치
DE50206555D1 (de) Verfahren zum Erzeugen und Einrichtung zum Empfangen eines anisochronen binären Signals
KR920011109A (ko) 부스터에 장착되는 에러 판정 및 데이타 송신회로
GB9917749D0 (en) Circuit arrangement and method for creating activators
KR100269026B1 (en) Fiber optic gyroscope using dynamic system
BG106436A (en) Multiple module encryption method
KR950028864A (ko) 연삭휠 드레싱 장치
Leem et al. The ultrasonic generator using inverter with class-E amplifier

Legal Events

Date Code Title Description
MM Patent lapsed