NO991859L - FremgangsmÕte for Õ utf°re fase-sammenlikning, samt fasekomparator - Google Patents
FremgangsmÕte for Õ utf°re fase-sammenlikning, samt fasekomparatorInfo
- Publication number
- NO991859L NO991859L NO991859A NO991859A NO991859L NO 991859 L NO991859 L NO 991859L NO 991859 A NO991859 A NO 991859A NO 991859 A NO991859 A NO 991859A NO 991859 L NO991859 L NO 991859L
- Authority
- NO
- Norway
- Prior art keywords
- signal
- state machine
- phase
- compared
- handshaking
- Prior art date
Links
- 230000004913 activation Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
- H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
- H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
- Heterocyclic Carbon Compounds Containing A Hetero Ring Having Oxygen Or Sulfur (AREA)
- Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
- Pyrane Compounds (AREA)
- Measuring Phase Differences (AREA)
- Information Transfer Systems (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
- Control Of Electric Motors In General (AREA)
- Measurement Of Current Or Voltage (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI973421A FI103538B (fi) | 1997-08-20 | 1997-08-20 | Menetelmä vaihevertailun suorittamiseksi ja vaihevertailija |
PCT/FI1998/000634 WO1999009654A2 (en) | 1997-08-20 | 1998-08-18 | Method for performing phase comparison, and phase comparator |
Publications (2)
Publication Number | Publication Date |
---|---|
NO991859D0 NO991859D0 (no) | 1999-04-19 |
NO991859L true NO991859L (no) | 1999-04-19 |
Family
ID=8549392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO991859A NO991859L (no) | 1997-08-20 | 1999-04-19 | FremgangsmÕte for Õ utf°re fase-sammenlikning, samt fasekomparator |
Country Status (11)
Country | Link |
---|---|
US (1) | US6532257B1 (no) |
EP (1) | EP0938779B1 (no) |
JP (1) | JP4166841B2 (no) |
CN (1) | CN1169297C (no) |
AT (1) | ATE231308T1 (no) |
AU (1) | AU745305B2 (no) |
DE (1) | DE69810748T2 (no) |
ES (1) | ES2191956T3 (no) |
FI (1) | FI103538B (no) |
NO (1) | NO991859L (no) |
WO (1) | WO1999009654A2 (no) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6873183B1 (en) * | 2003-05-12 | 2005-03-29 | Xilinx, Inc. | Method and circuit for glitchless clock control |
US7129765B2 (en) | 2004-04-30 | 2006-10-31 | Xilinx, Inc. | Differential clock tree in an integrated circuit |
CN115800992B (zh) * | 2023-02-07 | 2023-06-02 | 浪潮电子信息产业股份有限公司 | 一种握手信号的拆分电路、方法、装置、设备及存储介质 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3130156C2 (de) | 1981-07-30 | 1986-11-27 | Siemens AG, 1000 Berlin und 8000 München | Digitaler Frequenz-Phasenkomparator |
US4814726A (en) | 1987-08-17 | 1989-03-21 | National Semiconductor Corporation | Digital phase comparator/charge pump with zero deadband and minimum offset |
EP0520558A1 (en) | 1991-06-27 | 1992-12-30 | Koninklijke Philips Electronics N.V. | Phase locked loop and digital phase comparator for use in a phase-locked loop |
GB2262415B (en) | 1991-12-13 | 1995-08-16 | Digital Equipment Int | Handshake synchronization system |
US5583458A (en) * | 1995-05-03 | 1996-12-10 | Intel Corporation | Phase detector with edge-sensitive enable and disable |
US5744983A (en) * | 1995-05-03 | 1998-04-28 | Intel Corporation | Phase detector with edge-sensitive enable and disable |
US6081571A (en) | 1995-12-15 | 2000-06-27 | Telefonaktiebolaget Lm Ericsson | Discrete phase locked loop |
US5920207A (en) * | 1997-11-05 | 1999-07-06 | Hewlett Packard Company | Asynchronous phase detector having a variable dead zone |
US6239626B1 (en) * | 2000-01-07 | 2001-05-29 | Cisco Technology, Inc. | Glitch-free clock selector |
-
1997
- 1997-08-20 FI FI973421A patent/FI103538B/fi not_active IP Right Cessation
-
1998
- 1998-08-18 DE DE69810748T patent/DE69810748T2/de not_active Expired - Lifetime
- 1998-08-18 CN CNB988011905A patent/CN1169297C/zh not_active Expired - Fee Related
- 1998-08-18 AT AT98939667T patent/ATE231308T1/de not_active IP Right Cessation
- 1998-08-18 AU AU88095/98A patent/AU745305B2/en not_active Ceased
- 1998-08-18 EP EP98939667A patent/EP0938779B1/en not_active Expired - Lifetime
- 1998-08-18 US US09/269,978 patent/US6532257B1/en not_active Expired - Lifetime
- 1998-08-18 ES ES98939667T patent/ES2191956T3/es not_active Expired - Lifetime
- 1998-08-18 JP JP51285299A patent/JP4166841B2/ja not_active Expired - Fee Related
- 1998-08-18 WO PCT/FI1998/000634 patent/WO1999009654A2/en active IP Right Grant
-
1999
- 1999-04-19 NO NO991859A patent/NO991859L/no unknown
Also Published As
Publication number | Publication date |
---|---|
NO991859D0 (no) | 1999-04-19 |
EP0938779A2 (en) | 1999-09-01 |
JP4166841B2 (ja) | 2008-10-15 |
CN1237289A (zh) | 1999-12-01 |
ES2191956T3 (es) | 2003-09-16 |
WO1999009654A3 (en) | 1999-06-03 |
US6532257B1 (en) | 2003-03-11 |
AU8809598A (en) | 1999-03-08 |
FI103538B1 (fi) | 1999-07-15 |
ATE231308T1 (de) | 2003-02-15 |
WO1999009654A2 (en) | 1999-02-25 |
AU745305B2 (en) | 2002-03-21 |
DE69810748T2 (de) | 2003-10-02 |
DE69810748D1 (de) | 2003-02-20 |
FI973421A0 (fi) | 1997-08-20 |
FI973421A (fi) | 1999-02-21 |
CN1169297C (zh) | 2004-09-29 |
EP0938779B1 (en) | 2003-01-15 |
FI103538B (fi) | 1999-07-15 |
JP2001505028A (ja) | 2001-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR9917355A (pt) | Processo de modificação de uma superfìcie | |
AU6613498A (en) | Process for preparing fine-particle polysaccharide derivatives | |
CN105943167A (zh) | 一种穿戴设备及其穿戴状态检测装置、检测方法 | |
EP0706112B1 (en) | Data input/output control unit for touch panel interface device | |
NO991859D0 (no) | FremgangsmÕte for Õ utf°re fase-sammenlikning, samt fasekomparator | |
KR870010403A (ko) | 동기 검출회로 | |
NO20020966D0 (no) | Generering av PN-sekvenser etter IS-95-standarden for talekommunikasjon, hvor sekvenssifferinnholdet legges i parallellfor hver klokkepuls | |
MY118665A (en) | Method of and system for managing reselection on a scsi bus | |
CN101576818B (zh) | 一种读后清零寄存器及读后清零的方法 | |
DE50206555D1 (de) | Verfahren zum Erzeugen und Einrichtung zum Empfangen eines anisochronen binären Signals | |
GB9917749D0 (en) | Circuit arrangement and method for creating activators | |
EP0356940A3 (en) | Finite state machine | |
KR960023415A (ko) | 드럼 세탁기의 헴굼 방법 | |
EP0982641A3 (de) | Busanschaltung | |
KR100269026B1 (en) | Fiber optic gyroscope using dynamic system | |
KR920011109A (ko) | 부스터에 장착되는 에러 판정 및 데이타 송신회로 | |
Yun et al. | An offset algorithm with forward tracing of tangential circle for open and closed poly-line segment sequence curve | |
KR970068453A (ko) | 팩시밀리장치 | |
BG106436A (en) | Multiple module encryption method | |
CN108919744A (zh) | 智能缝纫机语音控制器 | |
KR970011146A (ko) | 세탁기의 주수헹굼방법 | |
KR970065846A (ko) | 세탁기의 언발란스 해제방법 | |
KR970064047A (ko) | 직렬 접속(Tandem Connection)데이타 링크 처리장치 | |
UA7857A1 (uk) | Спосіб безвідходної технології гідрозоловидалення | |
KR970049522A (ko) | 마이콤의 에러 검출회로 |