FI953991A - Menetelmä tahdistusgeneraattorin lähtötaajuuksien tahdistamiseksi - Google Patents

Menetelmä tahdistusgeneraattorin lähtötaajuuksien tahdistamiseksi Download PDF

Info

Publication number
FI953991A
FI953991A FI953991A FI953991A FI953991A FI 953991 A FI953991 A FI 953991A FI 953991 A FI953991 A FI 953991A FI 953991 A FI953991 A FI 953991A FI 953991 A FI953991 A FI 953991A
Authority
FI
Finland
Prior art keywords
frequency
output
clock generator
dpll
phase locked
Prior art date
Application number
FI953991A
Other languages
English (en)
Swedish (sv)
Other versions
FI953991A0 (fi
Inventor
Jochen Egbers
Karl-Eckardt Huhn
Rainer Goerge
Nikolaus Riehm
Original Assignee
Deutsche Telephonwerk Kabel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deutsche Telephonwerk Kabel filed Critical Deutsche Telephonwerk Kabel
Publication of FI953991A0 publication Critical patent/FI953991A0/fi
Publication of FI953991A publication Critical patent/FI953991A/fi

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
FI953991A 1994-08-24 1995-08-24 Menetelmä tahdistusgeneraattorin lähtötaajuuksien tahdistamiseksi FI953991A (fi)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE4431415A DE4431415C2 (de) 1994-08-24 1994-08-24 Verfahren zum Synchronisieren der Ausgangsfrequenzen eines Taktgenerators

Publications (2)

Publication Number Publication Date
FI953991A0 FI953991A0 (fi) 1995-08-24
FI953991A true FI953991A (fi) 1996-02-25

Family

ID=6527342

Family Applications (1)

Application Number Title Priority Date Filing Date
FI953991A FI953991A (fi) 1994-08-24 1995-08-24 Menetelmä tahdistusgeneraattorin lähtötaajuuksien tahdistamiseksi

Country Status (7)

Country Link
EP (1) EP0698968B1 (fi)
AT (1) ATE192612T1 (fi)
CZ (1) CZ286319B6 (fi)
DE (2) DE4431415C2 (fi)
FI (1) FI953991A (fi)
NO (1) NO953288L (fi)
SK (1) SK281836B6 (fi)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5960331A (en) * 1996-07-01 1999-09-28 Harris Corporation Device and method for maintaining synchronization and frequency stability in a wireless telecommunication system
DE19722114C2 (de) * 1997-05-27 2003-04-30 Bosch Gmbh Robert Taktsignal-Bereitstellungsvorrichtung und -verfahren
DE60331698D1 (de) 2003-04-02 2010-04-22 Christopher Julian Travis Numerisch gesteuerter Oszillator und Verfahren zum Erzeugen eines Ereignis-Taktes

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4131861A (en) * 1977-12-30 1978-12-26 International Business Machines Corporation Variable frequency oscillator system including two matched oscillators controlled by a phase locked loop
DE2938228C2 (de) * 1979-09-21 1982-02-25 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Verfahren und Schaltung zur Synchronisation
US4598257A (en) * 1983-05-31 1986-07-01 Siemens Corporate Research & Support, Inc. Clock pulse signal generator system
US4672299A (en) * 1986-05-23 1987-06-09 American Telephone And Telegraph Co. Clock control circuit for phase control
US4953185A (en) * 1988-10-05 1990-08-28 Motorola Inc. Clock recovery and hold circuit for digital TDM mobile radio
DE4001065A1 (de) * 1989-01-23 1990-08-02 Siemens Ag Synchronisiereinrichtung fuer einen redundanten blockcode
DE4018911A1 (de) * 1990-06-13 1992-01-02 Ant Nachrichtentech Verfahren zur rahmensynchronisation bei zeitvarianter codierter phasenumtastung
US5184350A (en) * 1991-04-17 1993-02-02 Raytheon Company Telephone communication system having an enhanced timing circuit
US5144254A (en) * 1991-09-30 1992-09-01 Wilke William G Dual synthesizer including programmable counters which are controlled by means of calculated input controls
US5353311A (en) * 1992-01-09 1994-10-04 Nec Corporation Radio transmitter
DE4218132C2 (de) * 1992-06-02 1994-05-19 Ant Nachrichtentech Verfahren zur Taktrückgewinnung und Synchronisation

Also Published As

Publication number Publication date
FI953991A0 (fi) 1995-08-24
EP0698968B1 (de) 2000-05-03
DE59508248D1 (de) 2000-06-08
DE4431415A1 (de) 1996-02-29
ATE192612T1 (de) 2000-05-15
NO953288D0 (no) 1995-08-22
NO953288L (no) 1996-02-26
CZ286319B6 (cs) 2000-03-15
EP0698968A1 (de) 1996-02-28
CZ215895A3 (en) 1996-04-17
SK281836B6 (sk) 2001-08-06
DE4431415C2 (de) 1997-01-23
SK103495A3 (en) 1996-05-08

Similar Documents

Publication Publication Date Title
EP0193273A3 (en) Improvements in or relating to synthesisers
SE9504165D0 (sv) Frequency standard generator
KR920704411A (ko) 전압 제어형 발진 회로 및 위상 동기 회로
ATE373337T1 (de) Direkte digitale frequenzsynthese, die störbeseitigung ermöglicht
SE8603552D0 (sv) Microwave noise measuring apparatus
WO2005002055A3 (en) Fractional-n synthesizer and method of programming the output phase
SE8804461L (sv) Krets foer bibehaallande av en klocksignal
KR960012737A (ko) 순간적으로 클럭 주파수를 쉬프트하는 위상 동기 회로(pll) 시스템 클럭 발생기
GB1545922A (en) Method for controlling frequency of electrical oscillations and frequency standard for electronic timepiece
GB1447418A (en) Frequency synthesiser
FI953991A0 (fi) Menetelmä tahdistusgeneraattorin lähtötaajuuksien tahdistamiseksi
SE7904203L (sv) Frekvens-syntetiserare
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
WO2002009290A3 (en) Analog phase locked loop holdover
SE9600726D0 (sv) Digital faslåst slinga
DE59811091D1 (de) Sampling-PLL für hochauflösende Radarsysteme
JPS5550191A (en) Electronic timepiece
JPS6413833A (en) Frame synchronizing clock generating circuit
ES8306299A1 (es) Transductor de frecuencia de onda sostenida y bucle con sin-cronizacion de fase.
KR19980080410A (ko) 디지털클록 신시사이저
JPS6412691A (en) Video signal sampling circuit
ATE388523T1 (de) Verfahren und vorrichtung zum erzeugen einer schwingung mit veränderlicher frequenz
JPS5620355A (en) Clock signal forming circuit
JPS57143936A (en) Frequency synthesizer
JPS6016122Y2 (ja) 原子発振器