FI92261C - Menetelmä mikroprosessorin toiminnan tarkastamiseksi ja järjestelmä menetelmän toteuttamiseksi - Google Patents

Menetelmä mikroprosessorin toiminnan tarkastamiseksi ja järjestelmä menetelmän toteuttamiseksi

Info

Publication number
FI92261C
FI92261C FI925503A FI925503A FI92261C FI 92261 C FI92261 C FI 92261C FI 925503 A FI925503 A FI 925503A FI 925503 A FI925503 A FI 925503A FI 92261 C FI92261 C FI 92261C
Authority
FI
Finland
Prior art keywords
microprocessor
checking
tests
status data
implementing
Prior art date
Application number
FI925503A
Other languages
English (en)
Swedish (sv)
Other versions
FI925503A0 (fi
FI92261B (fi
Inventor
Jarmo Loukusa
Kauko Varanka
Ilari Veki
Sari Saeynaejaekangas
Mikko Rieppo
Antti Takaluoma
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Priority to FI925503A priority Critical patent/FI92261C/fi
Publication of FI925503A0 publication Critical patent/FI925503A0/fi
Priority to DK94901961T priority patent/DK0672279T3/da
Priority to PCT/FI1993/000520 priority patent/WO1994012933A1/en
Priority to EP94901961A priority patent/EP0672279B1/en
Priority to AU56512/94A priority patent/AU5651294A/en
Priority to DE69324929T priority patent/DE69324929T2/de
Publication of FI92261B publication Critical patent/FI92261B/fi
Application granted granted Critical
Publication of FI92261C publication Critical patent/FI92261C/fi

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/88—Monitoring involving counting

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
FI925503A 1992-12-03 1992-12-03 Menetelmä mikroprosessorin toiminnan tarkastamiseksi ja järjestelmä menetelmän toteuttamiseksi FI92261C (fi)

Priority Applications (6)

Application Number Priority Date Filing Date Title
FI925503A FI92261C (fi) 1992-12-03 1992-12-03 Menetelmä mikroprosessorin toiminnan tarkastamiseksi ja järjestelmä menetelmän toteuttamiseksi
DK94901961T DK0672279T3 (da) 1992-12-03 1993-12-02 Fremgangsmåde til afprøvning af funktionen af en mikroprocessor samt system til implementering af fremgangsmåden
PCT/FI1993/000520 WO1994012933A1 (en) 1992-12-03 1993-12-02 Method of checking the operation of a microprocessor and system for implementing the method
EP94901961A EP0672279B1 (en) 1992-12-03 1993-12-02 Method of checking the operation of a microprocessor and system for implementing the method
AU56512/94A AU5651294A (en) 1992-12-03 1993-12-02 Method of checking the operation of a microprocessor and system for implementing the method
DE69324929T DE69324929T2 (de) 1992-12-03 1993-12-02 Mikroprozessoroperationsprüfverfahren und system dafür

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI925503A FI92261C (fi) 1992-12-03 1992-12-03 Menetelmä mikroprosessorin toiminnan tarkastamiseksi ja järjestelmä menetelmän toteuttamiseksi
FI925503 1992-12-03

Publications (3)

Publication Number Publication Date
FI925503A0 FI925503A0 (fi) 1992-12-03
FI92261B FI92261B (fi) 1994-06-30
FI92261C true FI92261C (fi) 1994-10-10

Family

ID=8536328

Family Applications (1)

Application Number Title Priority Date Filing Date
FI925503A FI92261C (fi) 1992-12-03 1992-12-03 Menetelmä mikroprosessorin toiminnan tarkastamiseksi ja järjestelmä menetelmän toteuttamiseksi

Country Status (6)

Country Link
EP (1) EP0672279B1 (fi)
AU (1) AU5651294A (fi)
DE (1) DE69324929T2 (fi)
DK (1) DK0672279T3 (fi)
FI (1) FI92261C (fi)
WO (1) WO1994012933A1 (fi)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5968065A (ja) * 1982-10-13 1984-04-17 Fanuc Ltd 診断結果表示方式
US4641308A (en) * 1984-01-03 1987-02-03 Texas Instruments Incorporated Method of internal self-test of microprocessor using microcode
FR2653913B1 (fr) * 1989-10-31 1992-01-03 Sgs Thomson Microelectronics Systeme de test d'un microprocesseur.

Also Published As

Publication number Publication date
FI925503A0 (fi) 1992-12-03
AU5651294A (en) 1994-06-22
EP0672279B1 (en) 1999-05-12
DK0672279T3 (da) 1999-11-01
DE69324929D1 (de) 1999-06-17
EP0672279A1 (en) 1995-09-20
WO1994012933A1 (en) 1994-06-09
FI92261B (fi) 1994-06-30
DE69324929T2 (de) 1999-10-21

Similar Documents

Publication Publication Date Title
KR910012962A (ko) Dma제어기
DE69435016D1 (de) System zum Austauschen elektronischer Daten für den Nachweis von Postgebühren
ES8303743A1 (es) Sistema de proceso de datos para el proceso en paralelo.
KR910010301A (ko) 명령 지정방법 및 실행장치
EP0782071A3 (en) Data processor
GB2326494A (en) A method of performing different data type operations that is invisible to various operating system techniques
DE69833936D1 (de) Verfahren zum verhindern von pufferblockade in datenflussberechnungen
JPS6243744A (ja) マイクロコンピユ−タ
DE69419036D1 (de) Datenverarbeitungssystem und betriebsverfahren
DE69636268D1 (de) Informationsverarbeitungsgerät zur Datenübertragung zu/von mehreren Registern durch Kurzwortbefehle
KR970012153A (ko) 데이타 프로세서 및 중단점 작동 실행 방법
FI92261C (fi) Menetelmä mikroprosessorin toiminnan tarkastamiseksi ja järjestelmä menetelmän toteuttamiseksi
DE69230520D1 (de) Verfahren und Anordung zur Erzeugung von Summeinformation-/Rundungskontrolle-Signal
EP0342674B1 (en) Pipeline circuit for timing adjustment
JPS5513426A (en) Checking system for data bus
JPS6031642A (ja) プログラム開発装置
DE59408604D1 (de) Betriebsverfahren für einen Rechner, und ein Rechner
FR2716019B1 (fr) Circuit de traitement numérique comportant des registres de test.
SU1282126A1 (ru) Устройство дл распределени заданий
JPS57162095A (en) Printing controller
SU972534A1 (ru) Устройство дл считывани графической информации
JPS5637892A (en) Memory unit
JPS61290546A (ja) マイクロプログラム制御装置のトレ−ス方式
JPS5730078A (en) Vector data processor
JPS63231660A (ja) 入出力制御装置のアドレスデコ−ド方式

Legal Events

Date Code Title Description
FG Patent granted

Owner name: NOKIA TELECOMMUNICATIONS OY

BB Publication of examined application