FI65152C - Foerfarande och anordning foer synkronisering av en binaer datasignal - Google Patents

Foerfarande och anordning foer synkronisering av en binaer datasignal Download PDF

Info

Publication number
FI65152C
FI65152C FI821193A FI821193A FI65152C FI 65152 C FI65152 C FI 65152C FI 821193 A FI821193 A FI 821193A FI 821193 A FI821193 A FI 821193A FI 65152 C FI65152 C FI 65152C
Authority
FI
Finland
Prior art keywords
signal
input
data
clock signal
circuit
Prior art date
Application number
FI821193A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI821193L (fi
FI65152B (fi
FI821193A0 (fi
Inventor
Gunnar Stefan Forsberg
Lars Paul Ingre
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of FI821193L publication Critical patent/FI821193L/fi
Publication of FI821193A0 publication Critical patent/FI821193A0/fi
Publication of FI65152B publication Critical patent/FI65152B/fi
Application granted granted Critical
Publication of FI65152C publication Critical patent/FI65152C/fi

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)
FI821193A 1980-03-11 1982-04-05 Foerfarande och anordning foer synkronisering av en binaer datasignal FI65152C (fi)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
SE8001910A SE422263B (sv) 1980-03-11 1980-03-11 Forfarande och anordning for synkronisering av en biner datasignal
SE8001910 1980-03-11
PCT/SE1981/000075 WO1981002654A1 (en) 1980-03-11 1981-03-10 A method and apparatus for synchronizing a binary data signal
SE8100075 1981-03-10

Publications (4)

Publication Number Publication Date
FI821193L FI821193L (fi) 1982-04-05
FI821193A0 FI821193A0 (fi) 1982-04-05
FI65152B FI65152B (fi) 1983-11-30
FI65152C true FI65152C (fi) 1984-03-12

Family

ID=20340485

Family Applications (1)

Application Number Title Priority Date Filing Date
FI821193A FI65152C (fi) 1980-03-11 1982-04-05 Foerfarande och anordning foer synkronisering av en binaer datasignal

Country Status (15)

Country Link
US (1) US4464769A (da)
JP (1) JPS57500269A (da)
CA (1) CA1169945A (da)
CH (1) CH656037A5 (da)
DK (1) DK152474C (da)
ES (1) ES500229A0 (da)
FI (1) FI65152C (da)
FR (1) FR2478410B1 (da)
GB (1) GB2091975B (da)
IT (1) IT1197402B (da)
NL (1) NL189022C (da)
NO (1) NO152435C (da)
NZ (1) NZ196414A (da)
SE (1) SE422263B (da)
WO (1) WO1981002654A1 (da)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4544850A (en) * 1983-12-05 1985-10-01 Gte Automatic Electric Incorporated Race condition mediator circuit
US4534026A (en) * 1983-12-06 1985-08-06 Paradyne Corporation Normalized error compensator for modems using radial amplitude modulation for multiplexing
FR2604043B1 (fr) * 1986-09-17 1993-04-09 Cit Alcatel Dispositif de recalage d'un ou plusieurs trains de donnees binaires de debits identiques ou sous-multiples sur un signal de reference d'horloge synchrone
WO2002062004A1 (en) * 2001-02-01 2002-08-08 Vitesse Semiconductor Corporation Rz recovery
JP2006332945A (ja) * 2005-05-25 2006-12-07 Nec Electronics Corp 半導体集積回路

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL6513602A (da) * 1965-10-21 1967-04-24
US3631463A (en) * 1969-03-10 1971-12-28 Sperry Rand Corp Self-clocked encoding scheme
US3697881A (en) * 1969-07-10 1972-10-10 Kokusai Denshin Denwa Co Ltd Phase detection system for at least one digital phase-modulated wave
GB1265530A (da) * 1969-08-30 1972-03-01 Marconi Co Ltd
US3920918A (en) * 1974-06-06 1975-11-18 L M Ericsson Pty Lid Pulse edge coincidence detection circuit for digital data transmission using diphase data sync
US3936602A (en) * 1974-10-23 1976-02-03 Northern Electric Company Limited Full duplex data transmission system using two speeds of diphase signal for simplified sync
US4010323A (en) * 1975-10-29 1977-03-01 Bell Telephone Laboratories, Incorporated Digital timing recovery
CA1081364A (en) * 1976-09-28 1980-07-08 Shuichi Samejima Differential detection systems with non-redundant error correction
JPS5451709A (en) * 1977-10-03 1979-04-23 Fujitsu Ltd Bit phase synchronizing circuit
JPS5451710A (en) * 1977-10-03 1979-04-23 Fujitsu Ltd Bit phase synchronizing circuit
US4208724A (en) * 1977-10-17 1980-06-17 Sperry Corporation System and method for clocking data between a remote unit and a local unit
DE2836422C2 (de) * 1978-08-19 1986-01-02 ANT Nachrichtentechnik GmbH, 7150 Backnang Synchronisierverfahren und -anordnung

Also Published As

Publication number Publication date
DK497381A (da) 1981-11-10
WO1981002654A1 (en) 1981-09-17
FI821193L (fi) 1982-04-05
DK152474B (da) 1988-02-29
ES8205485A1 (es) 1982-06-01
US4464769A (en) 1984-08-07
SE422263B (sv) 1982-02-22
CA1169945A (en) 1984-06-26
FI65152B (fi) 1983-11-30
ES500229A0 (es) 1982-06-01
NZ196414A (en) 1984-03-16
IT8120278A0 (it) 1981-03-11
CH656037A5 (de) 1986-05-30
FI821193A0 (fi) 1982-04-05
NO152435C (no) 1985-09-25
SE8001910L (sv) 1981-09-12
JPS57500269A (da) 1982-02-12
NL8120071A (nl) 1982-07-01
NO813669L (no) 1981-10-29
NO152435B (no) 1985-06-17
NL189022B (nl) 1992-07-01
GB2091975A (en) 1982-08-04
DK152474C (da) 1988-08-01
GB2091975B (en) 1984-10-10
NL189022C (nl) 1992-12-01
FR2478410B1 (fr) 1985-01-25
FR2478410A1 (fr) 1981-09-18
IT1197402B (it) 1988-11-30

Similar Documents

Publication Publication Date Title
JPH04320109A (ja) データエツジ遷移位相判別回路
US4635277A (en) Digital clock recovery circuit apparatus
US3681759A (en) Data loop synchronizing apparatus
FI65152C (fi) Foerfarande och anordning foer synkronisering av en binaer datasignal
US4964117A (en) Timing synchronizing circuit for baseband data signals
AU613109B2 (en) Synchronization failure detection
CN103199981A (zh) 一种数字同步脉冲信号皮秒级抖动传输系统及方法
US3996523A (en) Data word start detector
US3909528A (en) Device for finding a fixed synchronization bit in a frame of unknown length
AU539338B2 (en) A method and apparatus for synchronizing a binary data signal
US4975594A (en) Frequency detector circuit
US5566212A (en) Phase-locked loop circuit for Manchester-data decoding
US5832033A (en) Clock disturbance detection based on ratio of main clock and subclock periods
US6859912B2 (en) Method and circuit arrangement for clock recovery
US20050074081A1 (en) Method and apparatus for synchronizing clock and data between two domains having unknown but coherent phase
SU1332540A1 (ru) Приемник биимпульсного сигнала с обнаружением ошибок
SU1361727A1 (ru) Способ тактовой синхронизации приемника двоичного частотно-модулированного сигнала и устройство дл его осуществлени
JPH0316054B2 (da)
JPS63312754A (ja) エラ−発生回路
SU1598197A1 (ru) Устройство дл формировани биимпульсных сигналов
FI104767B (fi) Kellosignaalien tahdistaminen
SU1474658A1 (ru) Устройство ввода асинхронного цифрового потока
SU798785A1 (ru) Устройство дл вывода информации
SU1732466A1 (ru) Устройство цифровой фазовой автоподстройки частоты
KR100435558B1 (ko) 데이터 캐리어 검출회로

Legal Events

Date Code Title Description
MM Patent lapsed

Owner name: OY L M ERICSSON AB