FI101833B1 - Menetelmä ja järjestelmä kaapelointiviiveen automaattiseksi kompensoimiseksi kellosignaalin jakelujärjestelmässä - Google Patents

Menetelmä ja järjestelmä kaapelointiviiveen automaattiseksi kompensoimiseksi kellosignaalin jakelujärjestelmässä

Info

Publication number
FI101833B1
FI101833B1 FI943341A FI943341A FI101833B1 FI 101833 B1 FI101833 B1 FI 101833B1 FI 943341 A FI943341 A FI 943341A FI 943341 A FI943341 A FI 943341A FI 101833 B1 FI101833 B1 FI 101833B1
Authority
FI
Finland
Prior art keywords
clock signal
pct
distribution system
signal distribution
automatically compensating
Prior art date
Application number
FI943341A
Other languages
English (en)
Swedish (sv)
Other versions
FI101833B (fi
FI943341A0 (fi
FI943341A (fi
Inventor
Markku Ruuskanen
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Publication of FI943341A0 publication Critical patent/FI943341A0/fi
Priority to FI943341A priority Critical patent/FI101833B1/fi
Priority to DE69525749T priority patent/DE69525749T2/de
Priority to CN95194603.XA priority patent/CN1095109C/zh
Priority to AT95924346T priority patent/ATE214170T1/de
Priority to EP95924346A priority patent/EP0770237B1/en
Priority to PCT/FI1995/000400 priority patent/WO1996002877A2/en
Priority to US08/782,925 priority patent/US5812835A/en
Priority to JP8504734A priority patent/JP2889701B2/ja
Priority to AU28892/95A priority patent/AU693231B2/en
Publication of FI943341A publication Critical patent/FI943341A/fi
Application granted granted Critical
Publication of FI101833B publication Critical patent/FI101833B/fi
Publication of FI101833B1 publication Critical patent/FI101833B1/fi

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Electric Clocks (AREA)
FI943341A 1994-07-13 1994-07-13 Menetelmä ja järjestelmä kaapelointiviiveen automaattiseksi kompensoimiseksi kellosignaalin jakelujärjestelmässä FI101833B1 (fi)

Priority Applications (9)

Application Number Priority Date Filing Date Title
FI943341A FI101833B1 (fi) 1994-07-13 1994-07-13 Menetelmä ja järjestelmä kaapelointiviiveen automaattiseksi kompensoimiseksi kellosignaalin jakelujärjestelmässä
EP95924346A EP0770237B1 (en) 1994-07-13 1995-07-10 Method and system for automatic compensation of line delay in a clock distribution system
CN95194603.XA CN1095109C (zh) 1994-07-13 1995-07-10 时钟分配系统中线路延迟的自动补偿方法和系统
AT95924346T ATE214170T1 (de) 1994-07-13 1995-07-10 Verfahren und system für automatische leitungsverzögerungskompensation in einem taktverteilungssystem
DE69525749T DE69525749T2 (de) 1994-07-13 1995-07-10 Verfahren und system für automatische leitungsverzögerungskompensation in einem taktverteilungssystem
PCT/FI1995/000400 WO1996002877A2 (en) 1994-07-13 1995-07-10 Method and system for automatic compensation of line delay in a clock distribution system
US08/782,925 US5812835A (en) 1994-07-13 1995-07-10 Method and system for automatic compensation of line delay in a clock distribution system
JP8504734A JP2889701B2 (ja) 1994-07-13 1995-07-10 クロック分配システムにおけるライン遅延の自動補償方法およびシステム
AU28892/95A AU693231B2 (en) 1994-07-13 1995-07-10 Method and system for automatic compensation of line delay in a clock distribution system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI943341A FI101833B1 (fi) 1994-07-13 1994-07-13 Menetelmä ja järjestelmä kaapelointiviiveen automaattiseksi kompensoimiseksi kellosignaalin jakelujärjestelmässä
FI943341 1994-07-13

Publications (4)

Publication Number Publication Date
FI943341A0 FI943341A0 (fi) 1994-07-13
FI943341A FI943341A (fi) 1996-01-14
FI101833B FI101833B (fi) 1998-08-31
FI101833B1 true FI101833B1 (fi) 1998-08-31

Family

ID=8541096

Family Applications (1)

Application Number Title Priority Date Filing Date
FI943341A FI101833B1 (fi) 1994-07-13 1994-07-13 Menetelmä ja järjestelmä kaapelointiviiveen automaattiseksi kompensoimiseksi kellosignaalin jakelujärjestelmässä

Country Status (9)

Country Link
US (1) US5812835A (fi)
EP (1) EP0770237B1 (fi)
JP (1) JP2889701B2 (fi)
CN (1) CN1095109C (fi)
AT (1) ATE214170T1 (fi)
AU (1) AU693231B2 (fi)
DE (1) DE69525749T2 (fi)
FI (1) FI101833B1 (fi)
WO (1) WO1996002877A2 (fi)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10208470A (ja) * 1997-01-17 1998-08-07 Nec Corp 同期型半導体記憶装置
US6646953B1 (en) 2000-07-06 2003-11-11 Rambus Inc. Single-clock, strobeless signaling system
JP3498069B2 (ja) * 2000-04-27 2004-02-16 Ｎｅｃエレクトロニクス株式会社 クロック制御回路および方法
US6968024B1 (en) * 2000-08-01 2005-11-22 Rambus Inc. Apparatus and method for operating a master-slave system with a clock signal and a separate phase signal
US6807638B1 (en) 2000-12-29 2004-10-19 Cisco Systems O.I.A. (1988) Ltd. Apparatus for and method of in-band clock compensation
US7174475B2 (en) * 2001-02-16 2007-02-06 Agere Systems Inc. Method and apparatus for distributing a self-synchronized clock to nodes on a chip
DE10125533B4 (de) * 2001-05-23 2005-06-02 Dr. Johannes Heidenhain Gmbh Verfahren zum Betrieb einer Positionsmesseinrichtung sowie Positionsmesseinrichtung und Auswerteeinheit zur Durchführung des Verfahrens
FI113113B (fi) 2001-11-20 2004-02-27 Nokia Corp Menetelmä ja laite integroitujen piirien ajan synkronoimiseksi
WO2003098414A1 (en) * 2002-05-16 2003-11-27 Infineon Technologies Ag Apparatus for adjusting the phase of a digital signal
US7324403B2 (en) * 2004-09-24 2008-01-29 Intel Corporation Latency normalization by balancing early and late clocks
US8402288B2 (en) 2004-11-10 2013-03-19 Freescale Semiconductor, Inc. Apparatus and method for controlling voltage and frequency using multiple reference circuits
CN101162959B (zh) * 2007-10-19 2011-08-24 中兴通讯股份有限公司 时钟主备相位差异自动测量及补偿方法
CN101728344B (zh) * 2008-10-10 2011-05-18 华映视讯（吴江）有限公司 可补偿走线信号传输时间延迟差异的信号连接线路
JP2011055112A (ja) 2009-08-31 2011-03-17 Denso Corp 通信システムおよび通信装置
US8271923B2 (en) 2010-07-22 2012-09-18 International Business Machines Corporation Implementing forward tracing to reduce pessimism in static timing of logic blocks laid out in parallel structures on an integrated circuit chip
US8316333B2 (en) * 2010-07-22 2012-11-20 International Business Machines Corporation Implementing timing pessimism reduction for parallel clock trees
EP3147774A1 (fr) * 2015-09-25 2017-03-29 Gemalto Sa Generateur d'horloge aleatoire
CN107782977A (zh) * 2017-08-31 2018-03-09 苏州知声声学科技有限公司 多个usb数据采集卡输入信号延时测量装置及测量方法
CN109683658A (zh) * 2018-12-30 2019-04-26 广东大普通信技术有限公司 一种时钟信号相位控制装置和方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1301261C (en) * 1988-04-27 1992-05-19 Wayne D. Grover Method and apparatus for clock distribution and for distributed clock synchronization
US5298866A (en) * 1992-06-04 1994-03-29 Kaplinsky Cecil H Clock distribution circuit with active de-skewing

Also Published As

Publication number Publication date
CN1095109C (zh) 2002-11-27
CN1155339A (zh) 1997-07-23
FI101833B (fi) 1998-08-31
WO1996002877A2 (en) 1996-02-01
JPH09507932A (ja) 1997-08-12
FI943341A0 (fi) 1994-07-13
WO1996002877A3 (en) 1996-03-14
AU2889295A (en) 1996-02-16
EP0770237A2 (en) 1997-05-02
DE69525749D1 (de) 2002-04-11
ATE214170T1 (de) 2002-03-15
AU693231B2 (en) 1998-06-25
JP2889701B2 (ja) 1999-05-10
FI943341A (fi) 1996-01-14
EP0770237B1 (en) 2002-03-06
DE69525749T2 (de) 2002-08-08
US5812835A (en) 1998-09-22

Similar Documents

Publication Publication Date Title
FI101833B1 (fi) Menetelmä ja järjestelmä kaapelointiviiveen automaattiseksi kompensoimiseksi kellosignaalin jakelujärjestelmässä
MX9801142A (es) Aparato y metodo de medicion de tiempo de respuesta.
TW324772B (en) The latex-band and method for repairing piping
SG166662A1 (en) Waiting time prediction system
IL122737A0 (en) Salts of amidine derivative and cyclooxygenase inhibitors their preparation and pharmaceutical compositions containing them
DK0882243T3 (da) Fremgangsmåde til bestemmelse af objekters position samt udstyr til tilvejebringelse af et sæt objekter med kendte positioner
SG48152A1 (en) Preparation of n-acetyl neuraminic derivatives
SE9201498D0 (sv) Anordning respektive foerfarande foer generering av slumptal
FI910653A0 (fi) Synteettiset reseptorianalogit
GR3022445T3 (en) Process for testing an electronic electricity meter.
EP0466087A3 (en) Waveform observation system, in particular for an optical time domain reflectometer
FI962261A (fi) N-bis- tai N-tris-((1,2-dikarboksyyli-etoksi)-etyyli)amiinijohdannaiset, niiden valmistus ja käyttö
MX9805693A (es) Procedimiento de determinacion de retardo de propagacion.
BR9508933A (pt) Método e aparelho para compensação de temperatura em um receptor multiplex de divisão de tempo
FI970885A0 (fi) Käämimislaite ja menetelmä kaapelitekniikan jalostustuotteen käämimiseksi
GB2311195B (en) Methods and apparatus for synchronizing a clock
ATE170631T1 (de) Verfahren und zusammensetzung zur verminderung der effekte von endogener alkalischer phosphatase
SE9503289D0 (sv) Method for determining the axial load on an elongated member
DE59203859D1 (de) Verfahren zur kompensation quasiperiodischer störungen in messignalen.
EP0480207A3 (en) Test system viewer for fluorescence evaluation
ATE168681T1 (de) 3-phenylureido-1,5-benzodiazepin-dione verwendbar als gastrin- oder cck antagonisten
ATE225059T1 (de) Verfahren zur digitalen übertragung
DK0569482T3 (da) Syntese af mellemprodukter i fremstillingen af ACAT-inhibitorer
NO952220D0 (no) System for måling av skips initiale stabilitet
HU9501516D0 (en) Marica 2 variety of two lines sunflower-hybrid for cating (helianthus annuus l.)