ES467808A1 - Una disposicion de control de memoria de prioridad flotante. - Google Patents

Una disposicion de control de memoria de prioridad flotante.

Info

Publication number
ES467808A1
ES467808A1 ES467808A ES467808A ES467808A1 ES 467808 A1 ES467808 A1 ES 467808A1 ES 467808 A ES467808 A ES 467808A ES 467808 A ES467808 A ES 467808A ES 467808 A1 ES467808 A1 ES 467808A1
Authority
ES
Spain
Prior art keywords
storage
processor
processors
floating
shared
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES467808A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES467808A1 publication Critical patent/ES467808A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
ES467808A 1977-03-16 1978-03-13 Una disposicion de control de memoria de prioridad flotante. Expired ES467808A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/778,290 US4152764A (en) 1977-03-16 1977-03-16 Floating-priority storage control for processors in a multi-processor system

Publications (1)

Publication Number Publication Date
ES467808A1 true ES467808A1 (es) 1978-11-01

Family

ID=25112847

Family Applications (1)

Application Number Title Priority Date Filing Date
ES467808A Expired ES467808A1 (es) 1977-03-16 1978-03-13 Una disposicion de control de memoria de prioridad flotante.

Country Status (12)

Country Link
US (1) US4152764A (es)
JP (1) JPS53114641A (es)
AU (1) AU516788B2 (es)
BR (1) BR7801217A (es)
CA (1) CA1102427A (es)
CH (1) CH628167A5 (es)
DE (1) DE2809405C3 (es)
ES (1) ES467808A1 (es)
FR (1) FR2384302A1 (es)
GB (1) GB1572972A (es)
IT (1) IT1112605B (es)
SE (1) SE7802563L (es)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5572273A (en) * 1978-11-25 1980-05-30 Matsushita Electric Ind Co Ltd Multi-cpu system
JPS564854A (en) * 1979-06-22 1981-01-19 Fanuc Ltd Control system for plural microprocessors
US4390943A (en) * 1979-12-26 1983-06-28 Honeywell Information Systems Inc. Interface apparatus for data transfer through an input/output multiplexer from plural CPU subsystems to peripheral subsystems
US4399506A (en) * 1980-10-06 1983-08-16 International Business Machines Corporation Store-in-cache processor means for clearing main storage
JPS57143658A (en) * 1981-03-02 1982-09-04 Nec Corp Microcomputer compounding system
KR860000904B1 (ko) * 1982-06-18 1986-07-16 후지쑤 가부시끼 가이샤 데이타 처리 시스템에 있어서의 악세스 요구 제어장치
JPS58222361A (ja) * 1982-06-18 1983-12-24 Fujitsu Ltd デ−タ処理システムにおけるアクセス要求の優先順位決定制御方式
US4675812A (en) * 1983-02-14 1987-06-23 International Business Machines Corp. Priority circuit for channel subsystem having components with diverse and changing requirement for system resources
US4823256A (en) * 1984-06-22 1989-04-18 American Telephone And Telegraph Company, At&T Bell Laboratories Reconfigurable dual processor system
US4751632A (en) * 1984-06-27 1988-06-14 Motorola, Inc. Data processor having multiple cycle operand cycles
WO1986000431A1 (en) * 1984-06-27 1986-01-16 Motorola, Inc. Data processor having multiple bus cycle operand cycles
US4829467A (en) * 1984-12-21 1989-05-09 Canon Kabushiki Kaisha Memory controller including a priority order determination circuit
DE3502721A1 (de) * 1985-01-28 1986-07-31 Robert Bosch Gmbh, 7000 Stuttgart Multiprozessorsystem
JPH02103656A (ja) * 1988-10-12 1990-04-16 Fujitsu Ltd 主記憶参照の遂次化制御方式
US6728832B2 (en) 1990-02-26 2004-04-27 Hitachi, Ltd. Distribution of I/O requests across multiple disk units
US5680574A (en) * 1990-02-26 1997-10-21 Hitachi, Ltd. Data distribution utilizing a master disk unit for fetching and for writing to remaining disk units
US5522080A (en) * 1991-10-24 1996-05-28 Intel Corporation Centralized control SIMD processor having different priority levels set for each data transfer request type and successively repeating the servicing of data transfer request in a predetermined order
US5471609A (en) * 1992-09-22 1995-11-28 International Business Machines Corporation Method for identifying a system holding a `Reserve`
US5835953A (en) * 1994-10-13 1998-11-10 Vinca Corporation Backup system that takes a snapshot of the locations in a mass storage device that has been identified for updating prior to updating
US5649152A (en) * 1994-10-13 1997-07-15 Vinca Corporation Method and system for providing a static snapshot of data stored on a mass storage system
US5778374A (en) * 1995-08-03 1998-07-07 International Business Machines Corporation Compressed common file directory for mass storage systems
US5787446A (en) * 1995-08-03 1998-07-28 International Business Machines Corporation Sub-volume with floating storage space
US6779036B1 (en) 1999-07-08 2004-08-17 International Business Machines Corporation Method and apparatus for achieving correct order among bus memory transactions in a physically distributed SMP system
US6442597B1 (en) 1999-07-08 2002-08-27 International Business Machines Corporation Providing global coherence in SMP systems using response combination block coupled to address switch connecting node controllers to memory
US6467012B1 (en) 1999-07-08 2002-10-15 International Business Machines Corporation Method and apparatus using a distributed system structure to support bus-based cache-coherence protocols for symmetric multiprocessors
US6591348B1 (en) 1999-09-09 2003-07-08 International Business Machines Corporation Method and system for resolution of transaction collisions to achieve global coherence in a distributed symmetric multiprocessor system
US6587930B1 (en) 1999-09-23 2003-07-01 International Business Machines Corporation Method and system for implementing remstat protocol under inclusion and non-inclusion of L1 data in L2 cache to prevent read-read deadlock
US6725307B1 (en) 1999-09-23 2004-04-20 International Business Machines Corporation Method and system for controlling data transfers with physical separation of data functionality from address and control functionality in a distributed multi-bus multiprocessor system
US6457085B1 (en) 1999-11-04 2002-09-24 International Business Machines Corporation Method and system for data bus latency reduction using transfer size prediction for split bus designs
US6684279B1 (en) * 1999-11-08 2004-01-27 International Business Machines Corporation Method, apparatus, and computer program product for controlling data transfer
US6529990B1 (en) 1999-11-08 2003-03-04 International Business Machines Corporation Method and apparatus to eliminate failed snoops of transactions caused by bus timing conflicts in a distributed symmetric multiprocessor system
US6542949B1 (en) 1999-11-08 2003-04-01 International Business Machines Corporation Method and apparatus for increased performance of a parked data bus in the non-parked direction
US6606676B1 (en) 1999-11-08 2003-08-12 International Business Machines Corporation Method and apparatus to distribute interrupts to multiple interrupt handlers in a distributed symmetric multiprocessor system
US7529799B2 (en) 1999-11-08 2009-05-05 International Business Machines Corporation Method and apparatus for transaction tag assignment and maintenance in a distributed symmetric multiprocessor system
US6523076B1 (en) 1999-11-08 2003-02-18 International Business Machines Corporation Method and apparatus for synchronizing multiple bus arbiters on separate chips to give simultaneous grants for the purpose of breaking livelocks
US6516379B1 (en) 1999-11-08 2003-02-04 International Business Machines Corporation Method and apparatus for transaction pacing to reduce destructive interference between successive transactions in a distributed symmetric multiprocessor system
US6535941B1 (en) 1999-11-08 2003-03-18 International Business Machines Corporation Method and apparatus for avoiding data bus grant starvation in a non-fair, prioritized arbiter for a split bus system with independent address and data bus grants
US7769988B1 (en) * 1999-12-23 2010-08-03 Ati Technologies Ulc Method of integrating a personal computing system and apparatus thereof
JP4578794B2 (ja) * 2003-09-30 2010-11-10 ソニー株式会社 マルチシステム、データ格納部アクセス装置およびデータ格納部アクセス方法
WO2021127802A1 (zh) * 2019-12-23 2021-07-01 深圳市大疆创新科技有限公司 数据存取系统、数据存取设备、数据存取方法及存储介质

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3566357A (en) * 1966-07-05 1971-02-23 Rca Corp Multi-processor multi-programed computer system
US3573736A (en) * 1968-01-15 1971-04-06 Ibm Interruption and interlock arrangement
US3528061A (en) * 1968-07-05 1970-09-08 Ibm Interlock arrangement
US3603935A (en) * 1969-05-12 1971-09-07 Xerox Corp Memory port priority access system with inhibition of low priority lock-out
DE2137308A1 (de) * 1970-10-12 1972-04-13 Robotron Veb K Schaltungsanordnung mit Wiederholstruktur zur Vermittlung von Speicherzyklen
US3715729A (en) * 1971-03-10 1973-02-06 Ibm Timing control for a multiprocessor system
US3921145A (en) * 1973-10-12 1975-11-18 Burroughs Corp Multirequest grouping computer interface

Also Published As

Publication number Publication date
CA1102427A (en) 1981-06-02
DE2809405A1 (de) 1978-09-21
DE2809405C3 (de) 1981-04-16
JPS53114641A (en) 1978-10-06
AU516788B2 (en) 1981-06-25
JPS55774B2 (es) 1980-01-10
CH628167A5 (de) 1982-02-15
AU3378778A (en) 1979-09-13
FR2384302B1 (es) 1982-01-08
BR7801217A (pt) 1979-03-13
SE7802563L (sv) 1978-09-17
IT7819699A0 (it) 1978-01-27
US4152764A (en) 1979-05-01
GB1572972A (en) 1980-08-13
FR2384302A1 (fr) 1978-10-13
DE2809405B2 (de) 1980-09-04
IT1112605B (it) 1986-01-20

Similar Documents

Publication Publication Date Title
ES467808A1 (es) Una disposicion de control de memoria de prioridad flotante.
DE3270776D1 (en) System to arbitrate access requests of several processors to common resources by means of a common bus
ES457986A1 (es) Micro-ordenador del tipo de organos de tratamiento multiple.
BR8005319A (pt) Computador com acesso paralelo de armazenamento por multiprocessadores
GB993535A (en) Multiprocessing computer system
FR2473197B1 (fr) Systeme de traitement par multiprocesseurs
EP0543560A3 (en) Arbitrating multiprocessor accesses to shared resources
EP0249720A3 (en) Shared storage multiprocessors
AU4254078A (en) Private cache to cpu interface ina bus oriented system
ZA703649B (en) Distributed priority of access to a computer unit
DE3886756T2 (de) Betriebsmittelzugriff für Multiprozessorrechnersystem.
JPS5436138A (en) Direct memory access system
JPS57117059A (en) Multiprocessor system
JPS6481066A (en) Connection system for multi-processor
YU304480A (en) Equipment enabling an access to common sources for several processors in a multiprocessor system
JPS53142808A (en) Control system for multiprocessor
JPS53136924A (en) Control system for memory device
ATE62764T1 (de) Cache-kohaerenz-anordnung.
JPS55113182A (en) Virtual computer system with tlb
JPS539434A (en) Data processor system
JPS55108069A (en) Multiprocessor processing system
JPS5323245A (en) Multiprocessor system having sensory memory
JPS5447531A (en) Memory control system for multi-processor system possessing intermediate buffer memory
JPS6473450A (en) Spatial arrangement control method
JPS51134536A (en) Refresh system

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19981103