ATE62764T1 - Cache-kohaerenz-anordnung. - Google Patents

Cache-kohaerenz-anordnung.

Info

Publication number
ATE62764T1
ATE62764T1 AT85300859T AT85300859T ATE62764T1 AT E62764 T1 ATE62764 T1 AT E62764T1 AT 85300859 T AT85300859 T AT 85300859T AT 85300859 T AT85300859 T AT 85300859T AT E62764 T1 ATE62764 T1 AT E62764T1
Authority
AT
Austria
Prior art keywords
cache
memory
storage locations
data processors
cit
Prior art date
Application number
AT85300859T
Other languages
English (en)
Inventor
Paul K Rodman
Original Assignee
Prime Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Prime Computer Inc filed Critical Prime Computer Inc
Application granted granted Critical
Publication of ATE62764T1 publication Critical patent/ATE62764T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
AT85300859T 1984-02-10 1985-02-08 Cache-kohaerenz-anordnung. ATE62764T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US57908784A 1984-02-10 1984-02-10
EP85300859A EP0153109B1 (de) 1984-02-10 1985-02-08 Cache-Kohärenz-Anordnung

Publications (1)

Publication Number Publication Date
ATE62764T1 true ATE62764T1 (de) 1991-05-15

Family

ID=24315509

Family Applications (1)

Application Number Title Priority Date Filing Date
AT85300859T ATE62764T1 (de) 1984-02-10 1985-02-08 Cache-kohaerenz-anordnung.

Country Status (5)

Country Link
EP (1) EP0153109B1 (de)
JP (1) JPS60237553A (de)
AT (1) ATE62764T1 (de)
CA (1) CA1226959A (de)
DE (1) DE3582506D1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4825360A (en) * 1986-07-30 1989-04-25 Symbolics, Inc. System and method for parallel processing with mostly functional languages
US5045996A (en) * 1986-11-12 1991-09-03 Xerox Corporation Multiprocessor cache memory housekeeping
GB2216308A (en) * 1988-03-01 1989-10-04 Ardent Computer Corp Maintaining cache consistency
DE68928454T2 (de) * 1988-07-04 1998-04-23 Sun Microsystems Inc Multiprozessorsystem mit hierarchischer cachespeicheranordnung
EP0366323A3 (de) * 1988-10-28 1991-09-18 Apollo Computer Inc. Warteschlange zur Duplikatetikettenspeicherinvalidation
US5197146A (en) * 1989-06-21 1993-03-23 Hewlett-Packard Company Method for maintaining cache coherence in a multiprocessor computer system
US5724549A (en) * 1992-04-06 1998-03-03 Cyrix Corporation Cache coherency without bus master arbitration signals

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5440182B2 (de) * 1974-02-26 1979-12-01
US4142234A (en) * 1977-11-28 1979-02-27 International Business Machines Corporation Bias filter memory for filtering out unnecessary interrogations of cache directories in a multiprocessor system
US4322795A (en) * 1980-01-24 1982-03-30 Honeywell Information Systems Inc. Cache memory utilizing selective clearing and least recently used updating
US4410944A (en) * 1981-03-24 1983-10-18 Burroughs Corporation Apparatus and method for maintaining cache memory integrity in a shared memory environment

Also Published As

Publication number Publication date
DE3582506D1 (de) 1991-05-23
JPS60237553A (ja) 1985-11-26
EP0153109B1 (de) 1991-04-17
EP0153109A2 (de) 1985-08-28
CA1226959A (en) 1987-09-15
EP0153109A3 (en) 1987-09-30

Similar Documents

Publication Publication Date Title
ES8405533A1 (es) Una instalacion de tratamiento de datos por ordenadores multiples.
EP0351955A3 (de) Mehrprozessoranordnungen mit kreuzweise abgefragten Schreib-in-Cachespeichern
EP0024288A3 (de) Rechnersystem mit mindestens zwei Prozessoren und einem gemeinsamen Speicher
GB1472921A (en) Digital computing systems
EP0249720A3 (de) Multiprozessoren mit gemeinschaftlichem Speicher
ES457986A1 (es) Micro-ordenador del tipo de organos de tratamiento multiple.
DE3585519D1 (de) Datenverarbeitungssystem und -verfahren.
JPS56159888A (en) Multiple processing system
DE68925763D1 (de) Verbindungs- und Zugriffsarbitrierungsanordnung für Multiprozessorsystem
KR900005299A (ko) 가상계산기 시스템
ES467808A1 (es) Una disposicion de control de memoria de prioridad flotante.
DE69231452D1 (de) Fehlertolerantes Rechnersystem mit Verarbeitungseinheiten die je mindestens drei Rechnereinheiten haben
ES2039351T3 (es) Sistema de memoria cache virtual, organizado en paginas.
HK53994A (en) Apparatus for maintaining consistency in a multi-processor computer system using virtual caching
DK409080A (da) Databehandlingsanlaeg med lagerbeskyttelsessystem
ATE186133T1 (de) Sequentieller speicherzugriff
ES8503868A1 (es) Una instalacion de control de almacenamiento intermedio en un procesador de datos
DE3886756D1 (de) Betriebsmittelzugriff für Multiprozessorrechnersystem.
ATE62764T1 (de) Cache-kohaerenz-anordnung.
CA2073677A1 (en) Centralized reference and change table for a multiprocessor virtual memory system
ATE97535T1 (de) Adressenverwaltungseinheit einer multiprozessor- zentralsteuereinheit eines nachrichten- vermittlungssystems.
JPS6428756A (en) Buffer control system
DE3855200D1 (de) Cache/plattenspeichersystem mit auf plattenzugriffszeit basierender befehlsauswahl
DE69031365D1 (de) Mehrrechnersystem mit hierarchischem Cache-Speicher
CA2042684A1 (en) Information processing apparatus

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties