ES438808A1 - Sistema de transferencia de informacion. - Google Patents

Sistema de transferencia de informacion.

Info

Publication number
ES438808A1
ES438808A1 ES438808A ES438808A ES438808A1 ES 438808 A1 ES438808 A1 ES 438808A1 ES 438808 A ES438808 A ES 438808A ES 438808 A ES438808 A ES 438808A ES 438808 A1 ES438808 A1 ES 438808A1
Authority
ES
Spain
Prior art keywords
control unit
information
transferred
circuit
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES438808A
Other languages
English (en)
Spanish (es)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES438808A1 publication Critical patent/ES438808A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Hardware Redundancy (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
ES438808A 1974-06-24 1975-06-23 Sistema de transferencia de informacion. Expired ES438808A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP49072061A JPS512302A (en) 1974-06-24 1974-06-24 Johotensohoshiki

Publications (1)

Publication Number Publication Date
ES438808A1 true ES438808A1 (es) 1977-01-16

Family

ID=13478486

Family Applications (1)

Application Number Title Priority Date Filing Date
ES438808A Expired ES438808A1 (es) 1974-06-24 1975-06-23 Sistema de transferencia de informacion.

Country Status (6)

Country Link
US (1) US4009471A (cg-RX-API-DMAC10.html)
JP (1) JPS512302A (cg-RX-API-DMAC10.html)
DE (1) DE2527236C3 (cg-RX-API-DMAC10.html)
ES (1) ES438808A1 (cg-RX-API-DMAC10.html)
FR (1) FR2276641A1 (cg-RX-API-DMAC10.html)
GB (1) GB1497738A (cg-RX-API-DMAC10.html)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5758292A (en) * 1980-09-25 1982-04-07 Fanuc Ltd File deleting method for bubble cassette memory
JPS57169070A (en) * 1981-04-08 1982-10-18 Hitachi Ltd Chromium-nickel alloy steel core wire of superior high temperature ductility
DE3775299D1 (de) * 1986-01-27 1992-01-30 Fujitsu Ltd Zentrale recheneinheit.

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3228005A (en) * 1960-12-30 1966-01-04 Ibm Apparatus for manipulating data on a byte basis
US3320594A (en) * 1964-03-10 1967-05-16 Trw Inc Associative computer
US3634882A (en) * 1964-12-14 1972-01-11 Bell Telephone Labor Inc Machine-processing of symbolic data constituents
DE1249320B (cg-RX-API-DMAC10.html) * 1964-12-23
US3370274A (en) * 1964-12-30 1968-02-20 Bell Telephone Labor Inc Data processor control utilizing tandem signal operations
US3401375A (en) * 1965-10-01 1968-09-10 Digital Equipment Corp Apparatus for performing character operations
US3417375A (en) * 1966-03-25 1968-12-17 Burroughs Corp Circuitry for rotating fields of data in a digital computer
US3535694A (en) * 1968-01-15 1970-10-20 Ibm Information transposing system
US3543245A (en) * 1968-02-29 1970-11-24 Ferranti Ltd Computer systems
US3631401A (en) * 1969-07-29 1971-12-28 Gri Computer Corp Direct function data processor
US3593313A (en) * 1969-12-15 1971-07-13 Computer Design Corp Calculator apparatus
US3648246A (en) * 1970-04-16 1972-03-07 Ibm Decimal addition employing two sequential passes through a binary adder in one basic machine cycle
US3924270A (en) * 1974-05-06 1975-12-02 Ibm Recursive shift register for controlling a data processor

Also Published As

Publication number Publication date
GB1497738A (en) 1978-01-12
FR2276641A1 (fr) 1976-01-23
DE2527236B2 (de) 1979-02-08
US4009471A (en) 1977-02-22
JPS512302A (en) 1976-01-09
DE2527236A1 (de) 1976-01-15
FR2276641B1 (cg-RX-API-DMAC10.html) 1977-12-02
DE2527236C3 (de) 1979-10-04
JPS5747443B2 (cg-RX-API-DMAC10.html) 1982-10-09

Similar Documents

Publication Publication Date Title
US3892957A (en) Digit mask logic combined with sequentially addressed memory in electronic calculator chip
GB886889A (en) Improvements in memory systems for data processing devices
JPS57105879A (en) Control system for storage device
KR900010561A (ko) 듀얼 포트 판독/기입 레지스터 파일 메모리 및 그 구성방법
ES8105872A1 (es) Un sistema de tratamiento de datos
EP0234038A3 (en) Apparatus for identifying the lru storage unit in a memory
GB977305A (en) A shift register buffer storage device
JPS6432581A (en) Digital video signal storage device
SU662926A1 (ru) Генератор последовательности обобщенных чисел фибоначчи с произвольными начальными услови ми
ES438808A1 (es) Sistema de transferencia de informacion.
EP0062547A3 (en) Memory circuit
US4528648A (en) Memory management system
SU1026164A1 (ru) Магазинное запоминающее устройство
EP0448127A3 (en) Microprogram sequence controller
ES454340A1 (es) Un sistema para transferir informacion de senalizacion.
GB2030739A (en) Computer store arrangements
ES8106062A1 (es) Sistema de interconexion del tipo de cola circular
US3345617A (en) Digital data processing apparatus
ES395213A1 (es) Perfeccionamientos en la construccion de conmutadores tem- porales.
JPS5466727A (en) Access control system for buffer memory
GB1044580A (en) System for reading from a large computer-store
SU607279A1 (ru) Многофункциональное запоминающее устройство
JPS522127A (en) Memory access control circuit
US3262100A (en) Data processing apparatus
JPH07104761B2 (ja) 印刷データ生成装置