ES396697A1 - Perfeccionamientos introducidos en dispositivos para redu- cir la carga inactiva o tiempo de reposo de la unidad cen- tral de un calculador que funciona en tiempo real. - Google Patents
Perfeccionamientos introducidos en dispositivos para redu- cir la carga inactiva o tiempo de reposo de la unidad cen- tral de un calculador que funciona en tiempo real.Info
- Publication number
- ES396697A1 ES396697A1 ES396697A ES396697A ES396697A1 ES 396697 A1 ES396697 A1 ES 396697A1 ES 396697 A ES396697 A ES 396697A ES 396697 A ES396697 A ES 396697A ES 396697 A1 ES396697 A1 ES 396697A1
- Authority
- ES
- Spain
- Prior art keywords
- memory
- field
- consecutive order
- circuit
- fields
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
- G06F9/4825—Interrupt from clock, e.g. time of day
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Computer Networks & Wireless Communication (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE1580970A SE338883B (enrdf_load_stackoverflow) | 1970-11-23 | 1970-11-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
ES396697A1 true ES396697A1 (es) | 1974-12-16 |
Family
ID=20301264
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES396697A Expired ES396697A1 (es) | 1970-11-23 | 1971-11-05 | Perfeccionamientos introducidos en dispositivos para redu- cir la carga inactiva o tiempo de reposo de la unidad cen- tral de un calculador que funciona en tiempo real. |
Country Status (7)
Country | Link |
---|---|
BE (1) | BE775701A (enrdf_load_stackoverflow) |
DE (1) | DE2156924B2 (enrdf_load_stackoverflow) |
ES (1) | ES396697A1 (enrdf_load_stackoverflow) |
FR (1) | FR2115923A5 (enrdf_load_stackoverflow) |
IT (1) | IT941770B (enrdf_load_stackoverflow) |
NL (1) | NL7115138A (enrdf_load_stackoverflow) |
SE (1) | SE338883B (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4283761A (en) * | 1979-06-13 | 1981-08-11 | Ford Motor Company | Binary input/output processing in a digital computer using assigned times for input and output data |
US4279015A (en) * | 1979-06-13 | 1981-07-14 | Ford Motor Company | Binary output processing in a digital computer using a time-sorted stack |
-
1970
- 1970-11-23 SE SE1580970A patent/SE338883B/xx unknown
-
1971
- 1971-11-03 NL NL7115138A patent/NL7115138A/xx unknown
- 1971-11-05 ES ES396697A patent/ES396697A1/es not_active Expired
- 1971-11-16 DE DE19712156924 patent/DE2156924B2/de active Pending
- 1971-11-22 FR FR7141755A patent/FR2115923A5/fr not_active Expired
- 1971-11-23 IT IT3151571A patent/IT941770B/it active
- 1971-11-23 BE BE775701A patent/BE775701A/xx unknown
Also Published As
Publication number | Publication date |
---|---|
IT941770B (it) | 1973-03-10 |
NL7115138A (enrdf_load_stackoverflow) | 1972-05-25 |
BE775701A (fr) | 1972-03-16 |
FR2115923A5 (enrdf_load_stackoverflow) | 1972-07-07 |
DE2156924B2 (de) | 1973-06-07 |
DE2156924A1 (de) | 1972-06-15 |
AU3534771A (en) | 1973-05-10 |
SE338883B (enrdf_load_stackoverflow) | 1971-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3398405A (en) | Digital computer with memory lock operation | |
GB886889A (en) | Improvements in memory systems for data processing devices | |
GB1315530A (en) | Data memories | |
GB1318231A (en) | Data-processing systems | |
GB1422952A (en) | Data processing system fault diagnostic arrangements | |
ES440887A1 (es) | Unidad de control de acceso para controlar un dispositivo dememoria. | |
JPS58501560A (ja) | マイクロプロセツサ | |
US10162005B1 (en) | Scan chain operations | |
EP0398189A2 (en) | Noncacheable address random access memory | |
GB986103A (en) | Improvements in or relating to electronic digital computing machines | |
GB1078580A (en) | Electronic data processing system | |
US3480917A (en) | Arrangement for transferring between program sequences in a data processor | |
ES396697A1 (es) | Perfeccionamientos introducidos en dispositivos para redu- cir la carga inactiva o tiempo de reposo de la unidad cen- tral de un calculador que funciona en tiempo real. | |
US3395396A (en) | Information-dependent signal shifting for data processing systems | |
US3214736A (en) | Magnetic tape scan with field selection | |
GB792707A (en) | Electronic digital computers | |
GB1218656A (en) | Improvements in or relating to computer system | |
GB1008775A (en) | Asynchronous digital computer | |
SU741269A1 (ru) | Микропрограммный процессор | |
ATE7340T1 (de) | Schaltungsanordnung zum adressieren von daten fuer lese- und schreibzugriffe in einer datenverarbeitungsanlage. | |
SU1608675A1 (ru) | Устройство дл контрол выполнени программ ЭВМ | |
SU1695381A1 (ru) | Запоминающее устройство | |
SU515155A1 (ru) | Устройство дл обмена информацией между регистрами | |
SU1587504A1 (ru) | Устройство программного управлени | |
SU964639A1 (ru) | Микропрограммное устройство управлени |