ES381986A1 - Metodo para formar una pelicula compuesta sobre un sustrato. - Google Patents

Metodo para formar una pelicula compuesta sobre un sustrato.

Info

Publication number
ES381986A1
ES381986A1 ES381986A ES381986A ES381986A1 ES 381986 A1 ES381986 A1 ES 381986A1 ES 381986 A ES381986 A ES 381986A ES 381986 A ES381986 A ES 381986A ES 381986 A1 ES381986 A1 ES 381986A1
Authority
ES
Spain
Prior art keywords
microcircuits
films
fabrication
thin film
employed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES381986A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of ES381986A1 publication Critical patent/ES381986A1/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684—Smoothing; Planarisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76888—By rendering at least a portion of the conductor non conductive, e.g. oxidation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N97/00—Electric solid-state thin-film or thick-film devices, not otherwise provided for
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/043—Dual dielectric
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/106—Masks, special
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/117—Oxidation, selective

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Formation Of Insulating Films (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Weting (AREA)
ES381986A 1969-07-22 1970-07-20 Metodo para formar una pelicula compuesta sobre un sustrato. Expired ES381986A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US84364269A 1969-07-22 1969-07-22

Publications (1)

Publication Number Publication Date
ES381986A1 true ES381986A1 (es) 1973-05-01

Family

ID=25290597

Family Applications (1)

Application Number Title Priority Date Filing Date
ES381986A Expired ES381986A1 (es) 1969-07-22 1970-07-20 Metodo para formar una pelicula compuesta sobre un sustrato.

Country Status (8)

Country Link
US (1) US3634203A (es)
CA (1) CA943266A (es)
DE (1) DE2036139A1 (es)
ES (1) ES381986A1 (es)
FR (1) FR2053061B1 (es)
GB (1) GB1319682A (es)
NL (1) NL7010023A (es)
ZA (1) ZA704306B (es)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4001871A (en) * 1968-06-17 1977-01-04 Nippon Electric Company, Ltd. Semiconductor device
US3988214A (en) * 1968-06-17 1976-10-26 Nippon Electric Company, Ltd. Method of fabricating a semiconductor device
US3862017A (en) * 1970-02-04 1975-01-21 Hideo Tsunemitsu Method for producing a thin film passive circuit element
US3766445A (en) * 1970-08-10 1973-10-16 Cogar Corp A semiconductor substrate with a planar metal pattern and anodized insulating layers
US3866311A (en) * 1971-06-14 1975-02-18 Nat Semiconductor Corp Method of providing electrically isolated overlapping metallic conductors
US3774079A (en) * 1971-06-25 1973-11-20 Ibm Monolithically fabricated tranistor circuit with multilayer conductive patterns
US3939047A (en) * 1971-11-15 1976-02-17 Nippon Electric Co., Ltd. Method for fabricating electrode structure for a semiconductor device having a shallow junction
US3775262A (en) * 1972-02-09 1973-11-27 Ncr Method of making insulated gate field effect transistor
JPS557019B2 (es) * 1972-05-10 1980-02-21
US3743894A (en) * 1972-06-01 1973-07-03 Motorola Inc Electromigration resistant semiconductor contacts and the method of producing same
JPS4995592A (es) * 1973-01-12 1974-09-10
US3974517A (en) * 1973-11-02 1976-08-10 Harris Corporation Metallic ground grid for integrated circuits
US4005452A (en) * 1974-11-15 1977-01-25 International Telephone And Telegraph Corporation Method for providing electrical isolating material in selected regions of a semiconductive material and the product produced thereby
US3971710A (en) * 1974-11-29 1976-07-27 Ibm Anodized articles and process of preparing same
US4542579A (en) * 1975-06-30 1985-09-24 International Business Machines Corporation Method for forming aluminum oxide dielectric isolation in integrated circuits
DE2902665A1 (de) * 1979-01-24 1980-08-07 Siemens Ag Verfahren zum herstellen von integrierten mos-schaltungen in silizium-gate- technologie
US4261096A (en) * 1979-03-30 1981-04-14 Harris Corporation Process for forming metallic ground grid for integrated circuits
US4524378A (en) * 1980-08-04 1985-06-18 Hughes Aircraft Company Anodizable metallic contacts to mercury cadmium telleride
NL188432C (nl) * 1980-12-26 1992-06-16 Nippon Telegraph & Telephone Werkwijze voor het vervaardigen van een mosfet.
DE3132452A1 (de) * 1981-08-17 1983-02-24 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen einer nach dem galvanischen aufbau von metallischen strukturen planaren strukturebene
US4456506A (en) * 1982-01-28 1984-06-26 Sperry Corporation Superconducting circuit fabrication
FR2559960B1 (fr) * 1984-02-20 1987-03-06 Solems Sa Procede de formation de circuits electriques en couche mince et produits obtenus
US5098860A (en) * 1990-05-07 1992-03-24 The Boeing Company Method of fabricating high-density interconnect structures having tantalum/tantalum oxide layers
US5289030A (en) 1991-03-06 1994-02-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with oxide layer
US5468987A (en) * 1991-03-06 1995-11-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for forming the same
US5485019A (en) * 1992-02-05 1996-01-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for forming the same
US6624450B1 (en) 1992-03-27 2003-09-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for forming the same
US5780347A (en) * 1996-05-20 1998-07-14 Kapoor; Ashok K. Method of forming polysilicon local interconnects
US6667494B1 (en) * 1997-08-19 2003-12-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and semiconductor display device
US6387771B1 (en) * 1999-06-08 2002-05-14 Infineon Technologies Ag Low temperature oxidation of conductive layers for semiconductor fabrication
US6451685B1 (en) * 2001-02-05 2002-09-17 Micron Technology, Inc. Method for multilevel copper interconnects for ultra large scale integration
JP4892684B2 (ja) * 2004-01-12 2012-03-07 ザ・リージェンツ・オブ・ザ・ユニバーシティ・オブ・カリフォルニア ナノスケール電気リソグラフィー法
JP4746557B2 (ja) * 2004-10-25 2011-08-10 パイオニア株式会社 電子回路基板及びその製造方法
US7368045B2 (en) * 2005-01-27 2008-05-06 International Business Machines Corporation Gate stack engineering by electrochemical processing utilizing through-gate-dielectric current flow
US20060183342A1 (en) * 2005-02-15 2006-08-17 Eastman Kodak Company Metal and metal oxide patterned device
DE102013219342A1 (de) * 2013-09-26 2015-03-26 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verfahren zur Strukturierung von Schichten oxidierbarer Materialien mittels Oxidation sowie Substrat mit strukturierter Beschichtung

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3169892A (en) * 1959-04-08 1965-02-16 Jerome H Lemelson Method of making a multi-layer electrical circuit
US3337426A (en) * 1964-06-04 1967-08-22 Gen Dynamics Corp Process for fabricating electrical circuits
US3351825A (en) * 1964-12-21 1967-11-07 Solitron Devices Semiconductor device having an anodized protective film thereon and method of manufacturing same
USB422695I5 (es) * 1964-12-31 1900-01-01
US3442701A (en) * 1965-05-19 1969-05-06 Bell Telephone Labor Inc Method of fabricating semiconductor contacts
FR1557396A (es) * 1967-03-23 1969-02-14
FR1554759A (es) * 1967-11-10 1969-01-24
US3518506A (en) * 1967-12-06 1970-06-30 Ibm Semiconductor device with contact metallurgy thereon,and method for making same

Also Published As

Publication number Publication date
FR2053061B1 (es) 1976-08-20
FR2053061A1 (es) 1971-04-16
CA943266A (en) 1974-03-05
NL7010023A (es) 1971-01-26
ZA704306B (en) 1971-03-31
GB1319682A (en) 1973-06-06
DE2036139A1 (de) 1971-02-04
US3634203A (en) 1972-01-11

Similar Documents

Publication Publication Date Title
ES381986A1 (es) Metodo para formar una pelicula compuesta sobre un sustrato.
GB1266000A (es)
ES8500700A1 (es) Perfeccionamientos en placas de circuitos impresos
JPS5484932A (en) Forming method of multi-layer construction
GB1409737A (en) Through-hole plated printed circuits
FR2040016A5 (en) Printed circuit plates with continuous - coated holes
FR2045025A5 (en) Thick-film circuits on flat substrates
JPS51150985A (en) Fabrication method of semiconductor device
JPS5797645A (en) Forming of multi-layer wiring
JPS5268388A (en) Semiconductor integrated circuit
JPS5219297A (en) Method of manufacturing a metal film resistor
JPS5257972A (en) Method of plating conductive layer on circuit substrate
FR2045026A5 (en) Thick film circuits
JPS5218169A (en) Production method of semiconductor
GB978793A (en) Improvements in and relating to printed circuits
JPS6462491A (en) Formation of metallic pattern
JPS5211862A (en) Semiconductor device
JPS5381095A (en) Thin film formation method of semiconductor integrated circuit
JPS51112277A (en) Semiconductor device and its production method
JPS53142337A (en) Manufacture of copper through hole plate
JPS6480097A (en) Manufacture of printed wiring board
JPS5247384A (en) Semiconductor device
GB1359543A (en) Manufacture of a semiconductor device or integrated circuit
JPS51122336A (en) Pre-treatment circuit
JPS5384693A (en) Production of semiconductor device