ES2041803T3 - Celula de memoria dinamica activa. - Google Patents

Celula de memoria dinamica activa.

Info

Publication number
ES2041803T3
ES2041803T3 ES198888307778T ES88307778T ES2041803T3 ES 2041803 T3 ES2041803 T3 ES 2041803T3 ES 198888307778 T ES198888307778 T ES 198888307778T ES 88307778 T ES88307778 T ES 88307778T ES 2041803 T3 ES2041803 T3 ES 2041803T3
Authority
ES
Spain
Prior art keywords
storage
transistor
resistor
memory cell
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES198888307778T
Other languages
English (en)
Inventor
Loren Thomas Lancaster
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
American Telephone and Telegraph Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone and Telegraph Co Inc filed Critical American Telephone and Telegraph Co Inc
Application granted granted Critical
Publication of ES2041803T3 publication Critical patent/ES2041803T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)

Abstract

LA CELULA DE MEMORIA DINAMICA COMPRENDE UN TRANSISTOR DE ALMACENAMIENTO Y UN TRANSISTOR DE ACCESO. LA PUERTA DEL TRANSISITOR DE ALMACENAMIENTO SE UTILIZA COMO UN ELECTRODO CAPACITADOR DE ALMACENAMIENTO , Y SE CONECTA A UNA FUENTE RESISTOR DE RESISTENCIA. EL COLECTOR DEL TRANSISTOR DE ALMACENAMIENTO SE CONECTA A UNA FUENTE DE POTENCIAL ELECTRICO (E.G.,VCC). EL TRANSISTOR DE ACCESO CONECTA LA FUENTE DEL TRANSISTOR DE ALMACENAMIENTO A UNA LINEA BIT. ESTA DISPOSICION MULTIPLICA LA CAPACIDAD EFECTIVA DE LA PUERTA DEL CAPACITADOR DE ALMACENAMIENTO, REDUCIENDO EL AREA REQUERIDA Y HACIENDO LA ESTRUCTURA MAS COMPACTA QUE UN INACTIVO TIPICO (UN TRANSISTOR) CELULA DRAM. COMO INNOVACION PRFERIDA, EL RESISTOR ESTA FORMADO PARA APLAZAR AL TRANSISTOR DE ALMACENAMIENTO, Y EL COLECTOR DEL TRANSISTOR DE ALMACENAMIENTO SE CONECTA A VCC POR MEDIO DE LA PARED LATERAL DE UNA ZANJA FORMADA EN EL SUBSTRATO DEL SEMICONDUCTOR.
ES198888307778T 1987-08-31 1988-08-23 Celula de memoria dinamica activa. Expired - Lifetime ES2041803T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US9100587A 1987-08-31 1987-08-31

Publications (1)

Publication Number Publication Date
ES2041803T3 true ES2041803T3 (es) 1993-12-01

Family

ID=22225313

Family Applications (1)

Application Number Title Priority Date Filing Date
ES198888307778T Expired - Lifetime ES2041803T3 (es) 1987-08-31 1988-08-23 Celula de memoria dinamica activa.

Country Status (6)

Country Link
EP (1) EP0306198B1 (es)
JP (1) JPS6472554A (es)
KR (1) KR910009452B1 (es)
CA (1) CA1322250C (es)
DE (1) DE3882305T2 (es)
ES (1) ES2041803T3 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5308783A (en) * 1992-12-16 1994-05-03 Siemens Aktiengesellschaft Process for the manufacture of a high density cell array of gain memory cells
TWI574259B (zh) 2010-09-29 2017-03-11 半導體能源研究所股份有限公司 半導體記憶體裝置和其驅動方法
IT201800004982A1 (it) * 2018-05-02 2019-11-02 Francesco Vilardo DRAM memory one bit all in one united in a single device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4070653A (en) * 1976-06-29 1978-01-24 Texas Instruments Incorporated Random access memory cell with ion implanted resistor element
US4139785A (en) * 1977-05-31 1979-02-13 Texas Instruments Incorporated Static memory cell with inverted field effect transistor
US4168536A (en) * 1977-06-30 1979-09-18 International Business Machines Corporation Capacitor memory with an amplified cell signal

Also Published As

Publication number Publication date
JPS6472554A (en) 1989-03-17
DE3882305D1 (de) 1993-08-19
KR910009452B1 (ko) 1991-11-16
KR890004435A (ko) 1989-04-22
DE3882305T2 (de) 1993-10-21
EP0306198A3 (en) 1990-10-17
EP0306198A2 (en) 1989-03-08
CA1322250C (en) 1993-09-14
EP0306198B1 (en) 1993-07-14

Similar Documents

Publication Publication Date Title
EP0725402A3 (en) Semiconductor memory device
DE59609550D1 (de) DRAM-Speicherzelle mit vertikalem Transistor und Verfahren zur Herstellung derselben
KR940016841A (ko) 정적 램 셀 및 메모리 소자
EP0364813A3 (en) Semiconductor memory device with memory cells including ferroelectric capacitors
IT1269825B (it) Linea di bit incassata e cella di porta cilindrica,e relativo metodo di fabbricazione
JP2000243085A5 (es)
IT1247303B (it) Dram avente circuiteria periferica in cui il contatto di interconnessione sorgente-pozzo di un transistor mos e' reso piccolo utilizzando uno strato di piazzuola e procedimento di fabbricazione di esso
TW200703575A (en) Memory cell array and method of forming the same
TW326534B (en) Semiconductor memory device
JPH0731908B2 (ja) 半導体記憶装置
KR960002349A (ko) 반도체 메모리 디바이스
ES2041803T3 (es) Celula de memoria dinamica activa.
KR910010722A (ko) 반도체기억장치
KR20030009104A (ko) 반도체 기억 장치
TW357454B (en) Semiconductor memory device
DE602004017664D1 (de) Statische Direktzugriffspeicherzelle (SRAM) und Speichereinheit die diese enthält mit extrem niedrigem Leistungsverbrauch
DE3788107D1 (de) Speicherzellenanordnung für dynamische Halbleiterspeicher.
EP0401686A3 (en) Semiconductor memory cell having high density structure
TW362281B (en) Manufacturing method and apparatus of semiconductor integrated circuit
GB1530056A (en) Semiconductor data storage matrices
JPS57111879A (en) Semiconductor storage device
JPS6480066A (en) Semiconductor integrated circuit device
Sumi et al. A 60ns 4Mb DRAM in a 300mil DIP
KR20030002315A (ko) 반도체 소자
JPS62107496A (ja) 半導体メモリセル

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 306198

Country of ref document: ES