ES2016003A6 - Paquete hermetico para pastillas de circuito integrado. - Google Patents
Paquete hermetico para pastillas de circuito integrado.Info
- Publication number
- ES2016003A6 ES2016003A6 ES8900769A ES8900769A ES2016003A6 ES 2016003 A6 ES2016003 A6 ES 2016003A6 ES 8900769 A ES8900769 A ES 8900769A ES 8900769 A ES8900769 A ES 8900769A ES 2016003 A6 ES2016003 A6 ES 2016003A6
- Authority
- ES
- Spain
- Prior art keywords
- package
- integrated circuit
- recess
- hermetic package
- circuit chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Semiconductor Integrated Circuits (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
PAQUETE HERMETICO (10) PARA PASTILLAS DE CIRCUITO INTEGRADO, CON UN REBAJE INTERIOR (46) PARA LA RECEPCION DE UNA PASTILLA SEMICONDUCTORA. EL REBAJE ES CUADRADO Y SITUADO A 45G CON RESPECTO AL EXTERIOR RECTANGULAR DEL PAQUETE. LAS CAPAS CERAMICAS QUE CONFORMAN EL PAQUETE LLEVAN EN ELLAS PLANOS CONDUCTIVOS CON LA ABERTURA INTERIOR ESCALONADA PARA PROPORCIONAR PUNTOS DE CONEXION. LA CAPA MAS BAJA TIENE EN ELLA UNA ABERTURA DE PASTILLA QUE PUEDE SER DEJADA FUERA DEL CONJUNTO PARA PROPORCIONAR UN REBAJE MAYOR EN LA ABERTURA DE PASTILLA.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/164,282 US5016085A (en) | 1988-03-04 | 1988-03-04 | Hermetic package for integrated circuit chips |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2016003A6 true ES2016003A6 (es) | 1990-10-01 |
Family
ID=22593788
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES8900769A Expired - Lifetime ES2016003A6 (es) | 1988-03-04 | 1989-03-03 | Paquete hermetico para pastillas de circuito integrado. |
Country Status (10)
Country | Link |
---|---|
US (1) | US5016085A (es) |
EP (1) | EP0357758B1 (es) |
JP (1) | JPH02503496A (es) |
KR (1) | KR930002814B1 (es) |
AU (1) | AU607598B2 (es) |
CA (1) | CA1313427C (es) |
DE (1) | DE68911434T2 (es) |
ES (1) | ES2016003A6 (es) |
IL (1) | IL89158A (es) |
WO (1) | WO1989008326A1 (es) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU610249B2 (en) * | 1987-09-29 | 1991-05-16 | Microelectronics And Computer Technology Corporation | Customizable circuitry |
US4933741A (en) * | 1988-11-14 | 1990-06-12 | Motorola, Inc. | Multifunction ground plane |
US5412247A (en) * | 1989-07-28 | 1995-05-02 | The Charles Stark Draper Laboratory, Inc. | Protection and packaging system for semiconductor devices |
US5150280A (en) * | 1989-08-11 | 1992-09-22 | Fujitsu Limited | Electronic circuit package |
US5227338A (en) * | 1990-04-30 | 1993-07-13 | International Business Machines Corporation | Three-dimensional memory card structure with internal direct chip attachment |
JP3138539B2 (ja) * | 1992-06-30 | 2001-02-26 | 三菱電機株式会社 | 半導体装置及びcob基板 |
US5631807A (en) * | 1995-01-20 | 1997-05-20 | Minnesota Mining And Manufacturing Company | Electronic circuit structure with aperture suspended component |
CN1139116C (zh) * | 1995-01-24 | 2004-02-18 | 英特尔公司 | 集成电路封装及具有该封装的计算机系统 |
US5812380A (en) * | 1995-06-07 | 1998-09-22 | International Business Machines Corporation | Mesh planes for multilayer module |
JPH11186326A (ja) * | 1997-12-24 | 1999-07-09 | Shinko Electric Ind Co Ltd | 半導体装置 |
JP3307597B2 (ja) * | 1998-09-30 | 2002-07-24 | 株式会社 アドテック | 印刷配線装置 |
JP3925032B2 (ja) * | 2000-03-14 | 2007-06-06 | 富士ゼロックス株式会社 | プリント配線基板 |
US6496383B1 (en) * | 2000-08-09 | 2002-12-17 | Advanced Micro Devices, Inc. | Integrated circuit carrier arrangement for reducing non-uniformity in current flow through power pins |
US7253502B2 (en) * | 2004-07-28 | 2007-08-07 | Endicott Interconnect Technologies, Inc. | Circuitized substrate with internal organic memory device, electrical assembly utilizing same, and information handling system utilizing same |
US7045897B2 (en) * | 2004-07-28 | 2006-05-16 | Endicott Interconnect Technologies, Inc. | Electrical assembly with internal memory circuitized substrate having electronic components positioned thereon, method of making same, and information handling system utilizing same |
US7687724B2 (en) * | 2005-01-10 | 2010-03-30 | Endicott Interconnect Technologies, Inc. | Circuitized substrate with internal resistor, method of making said circuitized substrate, and electrical assembly utilizing said circuitized substrate |
US7384856B2 (en) * | 2005-01-10 | 2008-06-10 | Endicott Interconnect Technologies, Inc. | Method of making an internal capacitive substrate for use in a circuitized substrate and method of making said circuitized substrate |
US7025607B1 (en) | 2005-01-10 | 2006-04-11 | Endicott Interconnect Technologies, Inc. | Capacitor material with metal component for use in circuitized substrates, circuitized substrate utilizing same, method of making said circuitized substrate, and information handling system utilizing said circuitized substrate |
US7235745B2 (en) * | 2005-01-10 | 2007-06-26 | Endicott Interconnect Technologies, Inc. | Resistor material with metal component for use in circuitized substrates, circuitized substrate utilizing same, method of making said ciruitized substrate, and information handling system utilizing said ciruitized substrate |
US7449381B2 (en) * | 2005-07-05 | 2008-11-11 | Endicott Interconect Technologies, Inc. | Method of making a capacitive substrate for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate |
US7541265B2 (en) * | 2005-01-10 | 2009-06-02 | Endicott Interconnect Technologies, Inc. | Capacitor material for use in circuitized substrates, circuitized substrate utilizing same, method of making said circuitized substrate, and information handling system utilizing said circuitized substrate |
US7429510B2 (en) * | 2005-07-05 | 2008-09-30 | Endicott Interconnect Technologies, Inc. | Method of making a capacitive substrate using photoimageable dielectric for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate |
US7897877B2 (en) * | 2006-05-23 | 2011-03-01 | Endicott Interconnect Technologies, Inc. | Capacitive substrate |
US7800916B2 (en) * | 2007-04-09 | 2010-09-21 | Endicott Interconnect Technologies, Inc. | Circuitized substrate with internal stacked semiconductor chips, method of making same, electrical assembly utilizing same and information handling system utilizing same |
US8629841B2 (en) * | 2008-04-30 | 2014-01-14 | Apple Inc. | Multi-touch sensor patterns and stack-ups |
US9453914B2 (en) * | 2011-09-08 | 2016-09-27 | Continental Advanced Lidar Solutions Us, Inc. | Terrain mapping LADAR system |
US20130229777A1 (en) * | 2012-03-01 | 2013-09-05 | Infineon Technologies Ag | Chip arrangements and methods for forming a chip arrangement |
JP6633381B2 (ja) * | 2015-12-17 | 2020-01-22 | 京セラ株式会社 | 電子部品搭載用基板、電子装置および電子モジュール |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5436031A (en) * | 1977-08-27 | 1979-03-16 | Rikuomi Nakano | Heattretaining mat |
JPS55130198A (en) * | 1979-03-30 | 1980-10-08 | Hitachi Ltd | Hybrid integrated circuit board for tuner |
US4288841A (en) * | 1979-09-20 | 1981-09-08 | Bell Telephone Laboratories, Incorporated | Double cavity semiconductor chip carrier |
US4322778A (en) * | 1980-01-25 | 1982-03-30 | International Business Machines Corp. | High performance semiconductor package assembly |
US4320438A (en) * | 1980-05-15 | 1982-03-16 | Cts Corporation | Multi-layer ceramic package |
US4336088A (en) * | 1980-06-30 | 1982-06-22 | International Business Machines Corp. | Method of fabricating an improved multi-layer ceramic substrate |
JPS5842247A (ja) * | 1981-09-07 | 1983-03-11 | Toshiba Corp | 半導体外囲器 |
US4551746A (en) * | 1982-10-05 | 1985-11-05 | Mayo Foundation | Leadless chip carrier apparatus providing an improved transmission line environment and improved heat dissipation |
US4630172A (en) * | 1983-03-09 | 1986-12-16 | Printed Circuits International | Semiconductor chip carrier package with a heat sink |
JPS61279160A (ja) * | 1985-06-05 | 1986-12-09 | Sumitomo Electric Ind Ltd | リ−ドフレ−ム |
US4705917A (en) * | 1985-08-27 | 1987-11-10 | Hughes Aircraft Company | Microelectronic package |
US4839717A (en) * | 1986-12-19 | 1989-06-13 | Fairchild Semiconductor Corporation | Ceramic package for high frequency semiconductor devices |
US4922325A (en) * | 1987-10-02 | 1990-05-01 | American Telephone And Telegraph Company | Multilayer ceramic package with high frequency connections |
US4860165A (en) * | 1988-04-27 | 1989-08-22 | Prime Computer, Inc. | Semiconductor chip carrier package |
-
1988
- 1988-03-04 US US07/164,282 patent/US5016085A/en not_active Expired - Fee Related
-
1989
- 1989-01-25 DE DE68911434T patent/DE68911434T2/de not_active Expired - Fee Related
- 1989-01-25 EP EP89903579A patent/EP0357758B1/en not_active Expired - Lifetime
- 1989-01-25 WO PCT/US1989/000311 patent/WO1989008326A1/en active IP Right Grant
- 1989-01-25 JP JP1503282A patent/JPH02503496A/ja active Pending
- 1989-01-25 AU AU32170/89A patent/AU607598B2/en not_active Ceased
- 1989-02-02 IL IL89158A patent/IL89158A/xx not_active IP Right Cessation
- 1989-03-03 ES ES8900769A patent/ES2016003A6/es not_active Expired - Lifetime
- 1989-03-03 CA CA000592731A patent/CA1313427C/en not_active Expired - Fee Related
- 1989-11-03 KR KR1019890702025A patent/KR930002814B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO1989008326A1 (en) | 1989-09-08 |
EP0357758B1 (en) | 1993-12-15 |
DE68911434D1 (de) | 1994-01-27 |
AU607598B2 (en) | 1991-03-07 |
CA1313427C (en) | 1993-02-02 |
US5016085A (en) | 1991-05-14 |
DE68911434T2 (de) | 1994-07-14 |
IL89158A0 (en) | 1989-09-10 |
IL89158A (en) | 1992-09-06 |
EP0357758A1 (en) | 1990-03-14 |
AU3217089A (en) | 1989-09-22 |
JPH02503496A (ja) | 1990-10-18 |
KR930002814B1 (ko) | 1993-04-10 |
KR900701039A (ko) | 1990-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2016003A6 (es) | Paquete hermetico para pastillas de circuito integrado. | |
DE3471205D1 (en) | Semiconductor power module | |
JPS641269A (en) | Semiconductor device | |
TW270228B (en) | Semiconductor chip and electronic module with integrated surface interconnects/components and fabrication methods therefore | |
JPS57207356A (en) | Semiconductor device | |
IT1182219B (it) | Perfezionamento nei moduli di circuiti integrati ad alta densita' e procedimento di fabbricazione | |
EP0304263A3 (en) | Semiconductor chip assembly | |
EP0346061A3 (en) | Integrated circuit device having an improved package structure | |
GB1384823A (en) | Hermetic power package | |
EP0322040A3 (en) | Manufacturing process for a monolithic semiconductor device comprising at least one transistor of an integrated control circuit and one power transistor integrated on the same chip | |
CA2024784A1 (en) | Stackable multilayer substrate for mounting integrated circuits | |
EP0886313A4 (en) | RESIN SEALED SEMICONDUCTOR DEVICE, MANUFACTURE OF SUCH DEVICE | |
WO1998053657A3 (en) | Electrical device having atmospheric isolation | |
EP0272390A3 (en) | Packages for a semiconductor device | |
JPS56161696A (en) | Board | |
DE3783385D1 (de) | Leistungshalbleitermodul. | |
DE3563150D1 (en) | Mounting semi-conductor chips | |
JPS6472546A (en) | Semiconductor device | |
EP0338213A3 (en) | Semiconductor device with a metal package | |
CA2017080A1 (en) | Semiconductor device package structure | |
JPS6473753A (en) | Semiconductor integrated circuit device | |
EP0347792A3 (en) | Multi-layer wirings on a semiconductor device and fabrication method | |
JPS5735354A (en) | Sealing method for semiconductor housing container | |
JPS54102971A (en) | Semiconductor device | |
EP0162521A3 (en) | Package for semiconductor devices |