EP3262677A1 - Électrode à film pour mandrin électrostatique - Google Patents

Électrode à film pour mandrin électrostatique

Info

Publication number
EP3262677A1
EP3262677A1 EP16732745.1A EP16732745A EP3262677A1 EP 3262677 A1 EP3262677 A1 EP 3262677A1 EP 16732745 A EP16732745 A EP 16732745A EP 3262677 A1 EP3262677 A1 EP 3262677A1
Authority
EP
European Patent Office
Prior art keywords
pins
tool
chuck
substrate
pinned
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP16732745.1A
Other languages
German (de)
English (en)
Inventor
Edward Gratrix
Prashant KARANDIKAR
David CASALE
Michael Aghajanian
Derek ROLLINS
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
II VI Delaware Inc
Original Assignee
M Cubed Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by M Cubed Technologies Inc filed Critical M Cubed Technologies Inc
Publication of EP3262677A1 publication Critical patent/EP3262677A1/fr
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6831—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
    • H01L21/6833—Details of electrostatic chucks
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14—Metallic material, boron or silicon
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6831—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/6875—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a plurality of individual support members, e.g. support posts or protrusions

Definitions

  • the present invention relates to electrostatic chucks for supporting and precisely positioning articles such as semiconductor wafers during processing.
  • the present invention also relates to the electrodes used in such electrostatic chucks.
  • a chuck is a device used to hold a silicon wafer during various semiconductor processing steps:
  • PVD Physical vapor deposition
  • CVD Chemical vapor deposition
  • a pinned surface also helps to prevent backside contamination, and also reduces the chances of a particle getting between chuck and wafer, which would cause flatness deviation.
  • These can be finished to ⁇ 10 nm die site flatness to allow production of nanometer scale features by the lithography process. More specifically, this means that over or across the length of a semiconductor die site, for example 28 mm, the flatness may need to be maintained to within 10 nm.
  • Heat is associated or involved or a by-product of many of the wafer processing steps.
  • the expansion of materials due to the application of heat is a potential source of positioning/alignment errors.
  • wafer handling equipment such as wafer chucks desirably have heat management capability such as internal cooling (e.g., cooling channels), and low coefficient cf thermal expansion (CTE).
  • internal cooling e.g., cooling channels
  • CTE low coefficient cf thermal expansion
  • components are high mechanical stability (high stiffness and low density), high thermal conductivity, low metallic contamination, machinability to high tolerance, low wear (to maintain precision), low friction (to prevent wafer sticking), and the ability to be fabricated to sizes of up to 450 mm.
  • Silicon carbide has desirable properties for use as a wafer chuck: low density, low thermal expansion coefficient, and high thermal conductivity, to name three.
  • Silicon carbide -based bodies can be made to near net shape by reactive infiltration techniques, and such has been done for decades.
  • a reactive infiltration process entails contacting molten silicon (Si) with a porous mass containing silicon carbide plus carbon in a vacuum or an inert atmosphere environment. A wetting condition is created, with the result that the molten silicon is pulled by capillary action into the mass, where it reacts with the carbon to form additional silicon carbide.
  • This in-situ silicon carbide typically is interconnected. A dense body usually is desired, so the process typically occurs in the presence of excess silicon.
  • the resulting composite body thus contains primarily silicon carbide, but also some unreacted silicon (which also is interconnected), and may be referred to in shorthand notation as Si/SiC.
  • the process used to produce such composite bodies is interchangeably referred to as "reaction forming", “reaction bonding”, “reactive infiltration” or “self bonding”.
  • reaction forming reaction bonding
  • reaction bonding reactive infiltration
  • self bonding self bonding
  • one or more materials other than SiC can be substituted for some or all of the SiC in the porous mass. For example, replacing some of this SiC with diamond particulate can result in a diamond/SiC composite, for example, one containing 1-60 vol% diamond.
  • wafers lie flat against the support surface(s) of the chuck. Otherwise, the circuit pattern images that are projected onto the wafer may be out-of-focus. Furthermore, wafer lithography may involve multiple exposures, with re-location of the wafer between exposures. Thus, it is critical that there bf. a way to precisely re-align the wafer on the chuck relative to its first positioning so that the subsequent exposures will take place in the correct position on the wafer.
  • wafer chucks are never perfectly flat, and often have a slight curvature in a random manner and orientations like that of a wafer in upwards (bowl) or downwards (dome) shape.
  • wafers that have picked up a curvature due to normal process are located on a wafer chuck, they are required to return to the original clamping location by settling to flat. The wafer is required to relax in a manner that is predominately radial.
  • Reaction bonded SiC (RBSC) or Si/SiC material offers high stiffness, high thermal conductivity, high wear resistance, and a low CTE matching that of Si wafer for chuck applications (see Table 2).
  • internal cooling channels 13 can be produced ( Figure 1) for precise temperature control.
  • FIG. 1 shows a schematic of an electrostatic chuck.
  • a conventional e-chuck typically consists of an assemblage of layers of various materials possessing various properties (Figure 2).
  • the base layer 21 is typically a high thermal conductivity material such as aluminum.
  • the next layer is an insulator 23 (e.g. aluminum oxide - A1 2 0 3 , glass, quartz) for providing electrical isolation.
  • This is followed by a layer of thin metal electrodes 25 (e.g. Al, Mo, ⁇ 1 ⁇ thick).
  • a thin dielectric layer 27 (with high dielectric strength, 100-200 micrometer thickness) is placed on top (e.g.
  • next generation lithography processes such as extreme ultra violate (EUV) and electron beam, will be performed in vacuum.
  • EUV extreme ultra violate
  • E-chucks will have to be used instead of vacuum chucks. All the high-end functionality in a reaction bonded SiC vacuum chucks (nm flatness, high thermal conductivity, low CTE matching with that of Si wafer, pinned surface, flow-through cooling), will have to be brought into the E-chuck design.
  • an electrostatic chuck has been designed and engineered wherein the electrode providing the electrostatic force is in the form of a perforated film.
  • This perforated film electrode is for a pinned electrostatic chuck, and is situated or positioned such that it lies in the valleys or interstices between pins, below the elevation of the top surface of the pins, and is attached to the body of the chuck.
  • the perforated film electrode assembly features a thin film electrode sandwiched between thin sheets of electrically insulating material.
  • the top, outer or exposed surface of the perforated film electrode assembly has a flatness that is maintained within 3 microns.
  • the distance or elevation between the tops of the pins and the top surface of the perforated film unit is maintained within plus or minus 3 microns.
  • a tool for producing a uniform elevation of the top and bottom sheets or layers of electrically insulating material also is taught.
  • the electrostatic clamping force is proportional to the inverse square of the dielectric thickness and the gap between the dielectric and the wafer being chucked.
  • Applicant has developed a tool and technique for precisely controlling the gap. The practice involves precisely controlling the thickness of polymer that forms the first layer of the multilayer film, the layer that bonds the metallization layer to the base of the chuck. More specifically, a tool in the form of a silica-containing plate having a very flat top, or reference, surface, is fabricated. Very shallow (several microns deep) depressions are etched into the silica.
  • the depth is controlled by etch rate, and is very uniform across the plurality of depressions, which are also sized (diameter) and positioned to correspond to the pins of the chuck.
  • Polymer resin in an excess amount is placed onto the pinned surface of the chuck.
  • the tool is inverted and placed against the pins, and positioned such that the pins line up with the depressions in the tool.
  • the tool is then pressed into the polymer as far as it will go. After curing the polymer, the tool is removed, leaving cured polymer between pins that has a uniform depth below the tops of the pins.
  • Figure 1 is a perspective view of a cross-section of a vacuum chuck 11 having flow-through cooling channels 13.
  • Figure 2 is a cross-sectional schematic view of a prior art electrostatic chuck.
  • Figure 3 is a head-on or front view of perforated film electrode for an electrostatic chuck.
  • Figure 4 is a head-on or front view of the perforated film electrode of Figure 4 attached to a pinned electrostatic chuck substrate and aligned such that the pins correspond to the perforations in the film.
  • Figure 5 is a cross-sectional schematic view of the bonded assembly of e- chuck substrate and perforated electrode film.
  • Figure 6 is a photograph rendered as a drawing, and showing that the prototype e-chuck can hold a silicon wafer upside down under an applied electrostatic voltage of several thousand volts DC.
  • Figures 7 A and 7B are an isometric and cross-sectional side views, respectively, of a quartz tool coated with chromium, and with holes in the chromium layer corresponding to pin locations on the e-chuck.
  • Figure 7C is a cross-sectional side view of the Cr-coated quartz tool afte * a controlled etch of the exposed quartz.
  • Figure 7D is a crossrsectional side view of the quartz tool after the remaining chromium has been stripped off.
  • Figure 7E is a cross-sectional side view showing excess polymer adhesive placed over the pinned surface of the e-chuck, and the quartz tool about to be pressed into the uncured polymer.
  • Figure 7F is a cross-sectional side view showing the quartz tool being pressed into the uncured polymer, and so aligned such that depressions in the quartz tool correspond to pins on the e-chuck substrate.
  • Figure 7G is a cross-sectional side view of the pinned e-chuck substrate after removal of the quartz tool.
  • Figure 8 is a cross-sectional side view similar to Figure 5 but fabricated using the procedure of Example 2. MODES FOR CARRYING OUT THE INVENTION
  • Example 1 Fabrication of e-chuck having perforated multilayer electrode
  • An E-chuck Si/SIC substrate measuring 350 mm in diameter and 6 mm thick is first fabricated. It is produced by a reaction bonding process that is known in the art. The Si/SiC substrate is then ground and machined to high flatness. Next, the pins are produced by machining or eroding the very flat wafer supporting surface in regions that are not pins; that is, regions between pins. The eroding may be performed by electric discharge machining (EDM). The pin diameter is 1000 micrometer and the pin height is 140 micrometer. Pin spacing is 5 mm and pins are in a triangular pattern. The pin-height is selected to
  • the pinned substrate is lapped.
  • This pinned substrate provides high flatness (nm scale on die site), high thermal conductivity, flow-through cooling, and a matching CTE with the Si wafer.
  • Construction begins by obtaining a commercially available dielectric film 31 (e.g. UPILEX polyimide (UBE Company, Tokyo, Japan), 2 mil thick- (50 ⁇ ⁇ thick) with metallization 32 (0.3 ⁇ Al).
  • a commercially available dielectric film 31 e.g. UPILEX polyimide (UBE Company, Tokyo, Japan)
  • 2 mil thick- (50 ⁇ ⁇ thick) with metallization 32 0.3 ⁇ Al
  • two half circles 33, 35 (325 mm diameter) are cut out of the metallized UPILEX film with each half having a region 37, 39 that could extend beyond the 350 mm Si/SiC substrate for electrical connection.
  • the two semicircular UPILEX metallized film halves are bonded on a 3 mil (75 ⁇ thick) PYRALUX LF (DuPont Company, Wilmington, DE) film 34 of 335 mm diameter.
  • This film is a B-staged modified acrylic sheet double-sided adhesive.
  • holes 30 in this film layer stack are machined to accommodate the pins.
  • the machining may take the form of one of a variety of techniques such as laser ablation, lithography.
  • Figure 3 shows a film stack with perforations produced this way.
  • this film is bonded in place on top of the pinned substrate 41. See Figure 4. Note the pins 43 centered in the holes 30 of the multilayer film electrode 31.
  • Figure 5 is a cross-sectional schematic view of the bonded assembly of e- chuck substrate and perforated electrode film. This drawing is not to scale;
  • the pins are about 1000 microns wide, and about 140 microns above the floor, base or valley of the substrate body.
  • the total film height is about 125 microns, with 0.3 micron being the thickness of the metallization (metal layer).
  • the metallized film extensions 37, 39 were connected to a high voltage power supply 51 to create the electrostatic attraction force on a Si wafer 53 placed on top of the pins of the pinned substrate 41. See Figure 6. Several thousand volts were applied to the halves 33, 35 of the electrode film 31 via leads 55, 57 and alligator clips 52, 54. The Si wafer 53 could be suspended upside down without falling off.
  • the Applicant has developed a further sophistication for the concept described above.
  • the current EDMing process can control the pin height reasonably well (e.g. ⁇ 10 ⁇ ).
  • distance between the pin-tops and the valley area between the pins varies by over 10 microns.
  • the gap, g, between the top of the dielectric film and Si wafer varies significantly.
  • the chucking force which is controlled by the following equation, varies from location to location.
  • the wafer cannot be held sufficiently flat to achieve nm scale lithography.
  • the Applicant's innovative solution to overcome this problem involves using a photolithographically produced master and a replication process to precisely control the distance between the pin top and the valley between pins.
  • the pin top is used as the reference surface instead of the valley between the pins. This process is shown schematically in Figures 7 A through 7G.
  • This Example demonstrates the application of the insulator layer such that the height or distance between the pin tops and the upper surface of the insulation layer is carefully controlled. It is made with reference to Figures 7A through 7G.
  • a quartz tool is fabricated.
  • the tool is 300mm in diameter and is lapped so that the contact or working surface (face) of the tool is optically flat (for example, 1/10 wavelength, or about 63 nm).
  • This flat surface is then coated with chromium 71.
  • a layer of photoresist is then applied on top of the chromium layer.
  • a pattern of dots (or the reverse) is then projected onto the photoresist layer, with the pattern corresponding to the locations of pins on the e-chuck substrate.
  • the unexposed photoresist can then be dissolved away, leaving exposed chromium.
  • the exposed chromium in turn can be stripped away using an etchant, thereby exposing a circular area 73 of quartz 75.
  • the surface of the pinned electrostatic chuck substrate 41 featuring the pins 43 is coated with an electrically insulating polymer 72 that can be cured with heat or ultraviolet light.
  • the polymer used was bisbenzocyclobutene (BCB) from Dow Chemical Company, Midland, MI.
  • BCB bisbenzocyclobutene
  • the polymer is applied in an excess quantity, and such that it fills all of the valleys in between pins, with no air gaps or pockets.
  • the quartz tool 79 is positioned over the pinned surface of the electrostatic chuck with the depressions 77 lining up with the pins 43, and then carefully pressed down against the pins, squeezing out excess BCB polymer 72 out to the sides.
  • the quartz tool After curing the polymer, the quartz tool is separated from the electrostatic chuck substrate, and any residual polymer on the pins tops is removed by lapping.
  • the electrically insulating polymer now possesses a very precise elevation relative to the pin tops, as suggested by the dimensional arrows in Figure 7G.
  • the electrode assembly is finalized by bonding a perforated metallized polymer film, such as the perforated metallized UPILEX film described in
  • Example 1 to the pinned surface of the electrostatic chuck substrate.
  • the film is positioned so that the perforations line up with the pins on the chuck substrate, and with the metal layer placed (sandwiched) between the BCB polymer insulating layer and the UPILEX polymer dielectric layer.
  • the metallization can be deposited through a shadow masks in between the pins; followed by deposition of the dielectric layer.
  • no dielectric or insulating layer is applied following metallization.
  • Film gap is set by uniformity of the etch which is better than 0. lum
  • a thin quartz tool will comply to the wafer table everywhere making a precise reference surface gap.
  • Example 3 An alternative approach to achieve the same effect is described in the following Example 3.
  • a layer of photoresist layer of controlled thickness is deposited and etched photolithographically to produce the master.
  • two quartz plate tools are fabricated, having 5-micron and 10-micron deep holes or depressions,
  • the tool with the 10-micron deep depressions will be used to mold the insulating polymer layer of controlled height, and the tool with the 5-micron deep depressions will be used to mold the dielectric polymer layer of controlled height.
  • a chrome-on-glass dot array is patterned onto the back side of an optically flat surface of each of two quartz plates using standard
  • SU-8 photoresist is spun coat to a thickness of 10 ⁇ on the optically flat surface of one of the quartz plates, and spun coat to a thickness of 5 ⁇ on the optically flat surface of the other quartz plate. The photoresist is then selectively exposed to radiation coming through the back side of the quartz plate so the dots are transferred to the resist, and developed, leaving SU-8 everywhere except for the areas where the pins will touch during molding.
  • two master tools are created.
  • NORLAND 63 optical adhesive 81 (Norland Products, Inc., Cranbury, NJ) is applied to the SiC chuck substrate 41 between the pins 43, and the 10 ⁇ thick SU-8/glass master is used similar to its use in Example 2 to cast and UV cure the optical adhesive. This creates the polymer insulating layer, and levels the top or exposed surface of this layer relative to the pin tops.
  • the pins are developed/cleaned of uncured optical adhesive using isopropyl alcohol.
  • the dielectric layer 85 is then fabricated in substantially the same manner as was the insulating polymer layer (using the same NORLAND 63 optical adhesive), except that the second quartz tool is used (the one having 5-micron deep depressions in the SA-8 photoresist).
  • the pin tops are then chemically etched to remove the aluminum that is left exposed after the second molding processes (cleaning the pin tops as well).
  • Figure 8 shows a schematic of the resultant E-chuck.
  • a first alternative to Example 3 would be to pattern the chromium dots onto the same surface as that to which the SA-8 photoresist is applied instead of the opposite surface. If the thickness of the chromium layer is small (under a micron or two), it will not significantly alter the depth of the depressions in the tool.
  • a second alternative to Example 3 would be to pattern the photoresist layer from the front, rather than through the quartz substrate from behind. Thus, the photoresist layer does not have to be applied to a transparent substrate such as quartz or glass, but can be deposited onto an opaque, but rigid, substrate such as silicon carbide. Further, the application of a chromium layer can be dispensed with.
  • the instant electrostatic chuck design will find utility among other reasons, because the electrode unit or assembly is located beneath the level of the tops of the pins of the chuck substrate, thereby ensuring minimal contact of the chuck with the article being process, e.g., a semiconductor wafer. At the same time, the electrode unit is readily accessible, and can easily be removed for repair or replacement as necessary. Further, the distance between the tops of the pins and the metallization layer and/or dielectric layer can be carefully controlled, for example, to vary by not more than 3 microns, thereby providing for a uniform electrostatic chucking force. [0064] Applications of this electrostatic chuck and its method of manufacture include:

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

Électrode à film perforé pour mandrin électrostatique claveté qui se trouve sous la surface supérieure des broches dans les vallées ou interstices entre broches, sous l'élévation de la surface supérieure des broches, et fixé au corps du mandrin. Selon un mode de réalisation, l'ensemble électrode à film perforé présente une électrode à film mince pris en sandwich entre des feuilles minces d'un matériau électriquement isolant. La surface supérieure, extérieure ou exposée de l'ensemble électrode à film perforé présente un aspect plat qui est maintenu dans les 3 micromètres. C'est-à-dire, la distance ou élévation entre les sommets des broches et la surface supérieure de l'unité de film perforé est maintenue à plus ou moins 3 micromètres. L'invention porte également sur un outil pour produire une élévation uniforme des feuilles ou couches supérieures et inférieures de matériau électriquement isolant.
EP16732745.1A 2015-02-23 2016-02-23 Électrode à film pour mandrin électrostatique Pending EP3262677A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201562119773P 2015-02-23 2015-02-23
PCT/IB2016/000499 WO2016135565A1 (fr) 2015-02-23 2016-02-23 Électrode à film pour mandrin électrostatique

Publications (1)

Publication Number Publication Date
EP3262677A1 true EP3262677A1 (fr) 2018-01-03

Family

ID=56263994

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16732745.1A Pending EP3262677A1 (fr) 2015-02-23 2016-02-23 Électrode à film pour mandrin électrostatique

Country Status (4)

Country Link
US (1) US10679884B2 (fr)
EP (1) EP3262677A1 (fr)
JP (1) JP6497761B2 (fr)
WO (1) WO2016135565A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10790181B2 (en) * 2015-08-14 2020-09-29 M Cubed Technologies, Inc. Wafer chuck featuring reduced friction support surface
WO2018022670A1 (fr) * 2016-07-26 2018-02-01 M Cubed Technologies, Inc. Procédés de masquage d'un mandrin à broches, et articles ainsi fabriqués
DE102018116463A1 (de) 2018-07-06 2020-01-09 Berliner Glas Kgaa Herbert Kubatz Gmbh & Co. Elektrostatische Haltevorrichtung und Verfahren zu deren Herstellung
DE102019108855B4 (de) * 2019-04-04 2020-11-12 Berliner Glas Kgaa Herbert Kubatz Gmbh & Co. Elektrostatische Haltevorrichtung mit einer Schichtverbund-Elektrodeneinrichtung und Verfahren zu deren Herstellung
KR20210057384A (ko) * 2019-11-12 2021-05-21 주식회사 미코세라믹스 정전척

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2106325A (en) 1981-09-14 1983-04-07 Philips Electronic Associated Electrostatic chuck
US4551192A (en) 1983-06-30 1985-11-05 International Business Machines Corporation Electrostatic or vacuum pinchuck formed with microcircuit lithography
US5103367A (en) 1987-05-06 1992-04-07 Unisearch Limited Electrostatic chuck using A.C. field excitation
JP3129452B2 (ja) 1990-03-13 2001-01-29 富士電機株式会社 静電チャック
US5452177A (en) 1990-06-08 1995-09-19 Varian Associates, Inc. Electrostatic wafer clamp
US5166856A (en) 1991-01-31 1992-11-24 International Business Machines Corporation Electrostatic chuck with diamond coating
US5413360A (en) 1992-12-01 1995-05-09 Kyocera Corporation Electrostatic chuck
US5548470A (en) 1994-07-19 1996-08-20 International Business Machines Corporation Characterization, modeling, and design of an electrostatic chuck with improved wafer temperature uniformity
US5792562A (en) 1995-01-12 1998-08-11 Applied Materials, Inc. Electrostatic chuck with polymeric impregnation and method of making
US5691876A (en) 1995-01-31 1997-11-25 Applied Materials, Inc. High temperature polyimide electrostatic chuck
US5761023A (en) 1996-04-25 1998-06-02 Applied Materials, Inc. Substrate support with pressure zones having reduced contact area and temperature feedback
US5812362A (en) 1996-06-14 1998-09-22 Applied Materials, Inc. Method and apparatus for the use of diamond films as dielectric coatings on electrostatic chucks
US5969934A (en) 1998-04-10 1999-10-19 Varian Semiconductor Equipment Associats, Inc. Electrostatic wafer clamp having low particulate contamination of wafers
GB9812850D0 (en) 1998-06-16 1998-08-12 Surface Tech Sys Ltd A method and apparatus for dechucking
JP2001118664A (ja) * 1999-08-09 2001-04-27 Ibiden Co Ltd セラミックヒータ
US6922324B1 (en) 2000-07-10 2005-07-26 Christopher M. Horwitz Remote powering of electrostatic chucks
TW512645B (en) * 2000-07-25 2002-12-01 Ibiden Co Ltd Ceramic substrate for semiconductor manufacture/inspection apparatus, ceramic heater, electrostatic clamp holder, and substrate for wafer prober
US6606234B1 (en) 2000-09-05 2003-08-12 Saint-Gobain Ceramics & Plastics, Inc. Electrostatic chuck and method for forming an electrostatic chuck having porous regions for fluid flow
JP3758979B2 (ja) 2001-02-27 2006-03-22 京セラ株式会社 静電チャック及び処理装置
US6628503B2 (en) 2001-03-13 2003-09-30 Nikon Corporation Gas cooled electrostatic pin chuck for vacuum applications
JP2003332411A (ja) * 2002-05-17 2003-11-21 Nikon Corp 基板保持装置及び露光装置
KR101056505B1 (ko) * 2002-11-13 2011-08-11 몰레큘러 임프린츠 인코퍼레이티드 기판의 형상을 조절하기 위한 척킹 시스템 및 방법
USD490095S1 (en) 2002-12-20 2004-05-18 Ngk Spark Plug Co., Ltd. Electrostatic chuck
USD490094S1 (en) 2002-12-20 2004-05-18 Ngk Spark Plug Co., Ltd. Electrostatic chuck
USD497171S1 (en) 2002-12-20 2004-10-12 Ngk Spark Plug Co., Ltd. Electrostatic chuck
USD491206S1 (en) 2002-12-20 2004-06-08 Ngk Spark Plug Co., Ltd. Electrostatic chuck
USD490093S1 (en) 2002-12-20 2004-05-18 Ngk Spark Plug Co., Ltd. Electrostatic chuck
US7430104B2 (en) 2003-03-11 2008-09-30 Appiled Materials, Inc. Electrostatic chuck for wafer metrology and inspection equipment
EP1769102A2 (fr) * 2004-05-28 2007-04-04 Board of Regents, The University Of Texas System Systeme et procede de support de substrat
US7511935B2 (en) 2006-02-27 2009-03-31 Applied Materials, Israel, Ltd. Electrostatic chuck and method of its manufacture
US7940511B2 (en) * 2007-09-21 2011-05-10 Asml Netherlands B.V. Electrostatic clamp, lithographic apparatus and method of manufacturing an electrostatic clamp
KR100900496B1 (ko) * 2008-10-09 2009-06-03 충남대학교산학협력단 나노 임프린트 리소그래피용 고내구성 실리카 하드나노몰드및 그 제작 방법
WO2012005294A1 (fr) * 2010-07-09 2012-01-12 株式会社クリエイティブ テクノロジー Dispositif de fixation électrostatique et son procédé de production
JP5595949B2 (ja) * 2011-02-15 2014-09-24 株式会社東芝 インプリント装置、インプリント方法および凹凸板の製造方法
NL2008630A (en) * 2011-04-27 2012-10-30 Asml Netherlands Bv Substrate holder, lithographic apparatus, device manufacturing method, and method of manufacturing a substrate holder.
KR20120137986A (ko) * 2011-06-14 2012-12-24 삼성디스플레이 주식회사 정전척
JP2013051360A (ja) * 2011-08-31 2013-03-14 Fujikura Ltd 絶縁性基板の製造方法及び多層積層板の製造方法
NL2009487A (en) * 2011-10-14 2013-04-16 Asml Netherlands Bv Substrate holder, lithographic apparatus, device manufacturing method, and method of manufacturing a substrate holder.
JP5661597B2 (ja) * 2011-11-14 2015-01-28 東京エレクトロン株式会社 基板保持体の再生方法
EP3683627A1 (fr) * 2012-02-03 2020-07-22 ASML Netherlands B.V. Porte-substrat et appareil lithographique
NL2010527A (en) * 2013-03-27 2014-09-30 Asml Netherlands Bv Object holder, lithographic apparatus, device manufacturing method, and method of manufacturing an object holder.
JP6357749B2 (ja) * 2013-09-27 2018-07-18 大日本印刷株式会社 基板再生方法及びインプリントモールドの製造方法
JP6398284B2 (ja) * 2014-04-21 2018-10-03 大日本印刷株式会社 インプリントモールド、インプリントモールド用ブランクス、並びにインプリントモールド用基板の製造方法及びインプリントモールドの製造方法

Also Published As

Publication number Publication date
US20180047605A1 (en) 2018-02-15
JP2018511185A (ja) 2018-04-19
JP6497761B2 (ja) 2019-04-10
US10679884B2 (en) 2020-06-09
WO2016135565A1 (fr) 2016-09-01

Similar Documents

Publication Publication Date Title
US10679884B2 (en) Film electrode for electrostatic chuck
EP2430654B1 (fr) Mandrin électrostatique avec protubérances en polymer
JP5346063B2 (ja) 半径方向位置ずれの補償を含む分子接合による貼り合わせ方法
KR101236219B1 (ko) 오버레이 오정렬이 감소된 직접 본딩 방법
US6117246A (en) Conductive polymer pad for supporting a workpiece upon a workpiece support surface of an electrostatic chuck
TW201401429A (zh) 靜電夾頭及其製造方法
EP0856882A2 (fr) Pastille de séparation pour maintenir un substrat sur un mandrin et procédé de sa fabrication
TWI736863B (zh) 成型裝置及製造物品的方法
US9728438B2 (en) Method for producing an electrostatic holding apparatus
TWI826477B (zh) 在可撓性基材上製造金屬圖案的方法
TW201428885A (zh) 具有可光圖案化的軟性突出接觸表面的靜電夾盤
JP7418164B2 (ja) 静電保持装置およびその製造方法
EP3029725B1 (fr) Plaque pour liaison collective de puces semiconductrices, procédé pour sa fabrication et son utilisation
TW202237526A (zh) 用於凸印一奈米結構之方法及裝置
TWI700738B (zh) 用於塗覆一產品基板之方法與裝置
JP3612945B2 (ja) 微小構造体の製造方法
JP2020188253A (ja) 層状複合電極装置を有する静電保持装置およびその製造方法
JPH11221829A (ja) 薄膜形成用基板及び微小構造体の製造方法
JP3864612B2 (ja) 微小構造体の製造方法および装置
US20180033671A1 (en) Methods for masking a pin chuck, and articles made thereby
WO2022008436A1 (fr) Pièce mécanique micro-usinée et procédés de fabrication associés
JP3821200B2 (ja) 微小構造体の製造方法および装置
CN116917805A (zh) 防滑印模降落环
JP3882423B2 (ja) 微小構造体の製造方法
TW201003738A (en) Adaptive nanotopography sculpting

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20170922

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20210617

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230514

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: II-VI DELAWARE, INC.