EP2641183A1 - Verfahren und schaltungsanordnung zur datenübertragung zwischen prozessorbausteinen - Google Patents

Verfahren und schaltungsanordnung zur datenübertragung zwischen prozessorbausteinen

Info

Publication number
EP2641183A1
EP2641183A1 EP11741215.5A EP11741215A EP2641183A1 EP 2641183 A1 EP2641183 A1 EP 2641183A1 EP 11741215 A EP11741215 A EP 11741215A EP 2641183 A1 EP2641183 A1 EP 2641183A1
Authority
EP
European Patent Office
Prior art keywords
data
interface
microprocessor
circuit arrangement
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP11741215.5A
Other languages
German (de)
English (en)
French (fr)
Inventor
Bastian Wegener
Lukusa Didier Kabulepa
Ralf Hartmann
Christian Bitsch
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Continental Teves AG and Co OHG
Original Assignee
Continental Teves AG and Co OHG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Continental Teves AG and Co OHG filed Critical Continental Teves AG and Co OHG
Publication of EP2641183A1 publication Critical patent/EP2641183A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
EP11741215.5A 2010-11-15 2011-08-05 Verfahren und schaltungsanordnung zur datenübertragung zwischen prozessorbausteinen Withdrawn EP2641183A1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102010043929 2010-11-15
DE102011007437A DE102011007437A1 (de) 2010-11-15 2011-04-14 Verfahren und Schaltungsanrodnung zur Datenübertragung zwischen Prozessorbausteinen
PCT/EP2011/063574 WO2012065760A1 (de) 2010-11-15 2011-08-05 Verfahren und schaltungsanordnung zur datenübertragung zwischen prozessorbausteinen

Publications (1)

Publication Number Publication Date
EP2641183A1 true EP2641183A1 (de) 2013-09-25

Family

ID=44629859

Family Applications (1)

Application Number Title Priority Date Filing Date
EP11741215.5A Withdrawn EP2641183A1 (de) 2010-11-15 2011-08-05 Verfahren und schaltungsanordnung zur datenübertragung zwischen prozessorbausteinen

Country Status (6)

Country Link
US (1) US20130262724A1 (ko)
EP (1) EP2641183A1 (ko)
KR (1) KR20130129388A (ko)
CN (1) CN103210384B (ko)
DE (1) DE102011007437A1 (ko)
WO (1) WO2012065760A1 (ko)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102013210077A1 (de) 2013-05-29 2014-12-04 Robert Bosch Gmbh Verfahren zur Bereitstellung einer generischen Schnittstelle sowie Mikrocontroller mit generischer Schnittstelle
DE102013210182A1 (de) * 2013-05-29 2014-12-04 Robert Bosch Gmbh Verfahren zur Bereitstellung einer generischen Schnittstelle sowie Mikrocontroller mit generischer Schnittstelle
DE102013210064A1 (de) * 2013-05-29 2014-12-04 Robert Bosch Gmbh Verfahren zur Bereitstellung einer generischen Schnittstelle sowie Mikrocontroller mit generischer Schnittstelle
DE102013226765A1 (de) * 2013-06-05 2014-12-11 Continental Teves Ag & Co. Ohg Verfahren zur Datenkommunikation, Kommunikationscontroller und Schaltungsanordnung
DE102013011687A1 (de) * 2013-07-12 2015-01-15 Daimler Ag Steuergerät für ein Fahrzeug
CN103488605A (zh) * 2013-09-24 2014-01-01 许继集团有限公司 多处理器并行通讯的总线架构
DE102013021231A1 (de) 2013-12-13 2015-06-18 Daimler Ag Verfahren zum Betrieb eines Assistenzsystems eines Fahrzeugs und Fahrzeugsteuergerät
CN103714026B (zh) * 2014-01-14 2016-09-28 中国人民解放军国防科学技术大学 一种支持原址数据交换的存储器访问方法及装置
DE102014217321A1 (de) * 2014-08-29 2016-03-03 Continental Teves Ag & Co. Ohg Mikrocontrollersystem und Verfahren für sicherheitskritische Kraftfahrzeugsysteme sowie deren Verwendung
EP2996044A1 (en) * 2014-09-12 2016-03-16 Gemalto Sa Method for allocating an operating mode to a communication device
US20170150361A1 (en) * 2015-11-20 2017-05-25 Faraday&Future Inc. Secure vehicle network architecture
DE102017202022A1 (de) 2017-02-09 2018-08-09 Audi Ag Kraftfahrzeug mit einem fahrzeuginternen Datennetzwerk sowie Verfahren zum Betreiben des Kraftfahrzeugs
DE102017008186B4 (de) 2017-08-31 2022-12-15 WAGO Verwaltungsgesellschaft mit beschränkter Haftung Master eines Bussystems

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592629A (en) * 1992-12-28 1997-01-07 At&T Global Information Solutions Company Apparatus and method for matching data rates to transfer data between two asynchronous devices

Family Cites Families (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4385350A (en) * 1980-07-16 1983-05-24 Ford Aerospace & Communications Corporation Multiprocessor system having distributed priority resolution circuitry
US4402040A (en) * 1980-09-24 1983-08-30 Raytheon Company Distributed bus arbitration method and apparatus
US4689740A (en) * 1980-10-31 1987-08-25 U.S. Philips Corporation Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations
US4698753A (en) * 1982-11-09 1987-10-06 Texas Instruments Incorporated Multiprocessor interface device
US4763249A (en) * 1983-09-22 1988-08-09 Digital Equipment Corporation Bus device for use in a computer system having a synchronous bus
US4706190A (en) * 1983-09-22 1987-11-10 Digital Equipment Corporation Retry mechanism for releasing control of a communications path in digital computer system
US4814980A (en) * 1986-04-01 1989-03-21 California Institute Of Technology Concurrent hypercube system with improved message passing
EP0258872B1 (en) * 1986-09-01 1994-05-04 Nec Corporation Serial data transfer system
US5038274A (en) * 1987-11-23 1991-08-06 Digital Equipment Corporation Interrupt servicing and command acknowledgement system using distributed arbitration apparatus and shared bus
US4920486A (en) * 1987-11-23 1990-04-24 Digital Equipment Corporation Distributed arbitration apparatus and method for shared bus
US5251304A (en) 1990-09-28 1993-10-05 Motorola, Inc. Integrated circuit microcontroller with on-chip memory and external bus interface and programmable mechanism for securing the contents of on-chip memory
GB2265283B (en) * 1992-03-18 1995-10-25 Crystal Semiconductor Corp Resynchronization of a synchronous serial interface
JPH05324544A (ja) * 1992-05-15 1993-12-07 Hitachi Ltd バス制御方法
US5430848A (en) * 1992-08-14 1995-07-04 Loral Fairchild Corporation Distributed arbitration with programmable priorities
US5278959A (en) * 1993-03-13 1994-01-11 At&T Bell Laboratories Processor usable as a bus master or a bus slave
JPH06324977A (ja) * 1993-05-14 1994-11-25 Matsushita Electric Ind Co Ltd データ転送方法
DE69430793T2 (de) * 1994-01-27 2003-02-20 Sun Microsystems Inc Asynchrone serielle kommunickationsschaltung
TW400483B (en) * 1994-03-01 2000-08-01 Intel Corp High performance symmetric arbitration protocol with support for I/O requirements
US5619544A (en) * 1994-06-03 1997-04-08 Texas Instruments Incorporated Universal asynchronous receive/transmit circuit with flow control
WO1996013776A1 (en) * 1994-10-31 1996-05-09 Intel Corporation M & a for exchanging data, status, and commands over a hierarchical serial bus assembly using communication packets
DE19529434B4 (de) * 1995-08-10 2009-09-17 Continental Teves Ag & Co. Ohg Microprozessorsystem für sicherheitskritische Regelungen
US5841988A (en) * 1996-05-23 1998-11-24 Lsi Logic Corporation Interprocessor communications data transfer and error detection in a multiprocessing environment
US5862338A (en) * 1996-12-30 1999-01-19 Compaq Computer Corporation Polling system that determines the status of network ports and that stores values indicative thereof
US6076115A (en) * 1997-02-11 2000-06-13 Xaqti Corporation Media access control receiver and network management system
US5812881A (en) 1997-04-10 1998-09-22 International Business Machines Corporation Handshake minimizing serial to parallel bus interface in a data processing system
GB2326065B (en) * 1997-06-05 2002-05-29 Mentor Graphics Corp A scalable processor independent on-chip bus
US6011407A (en) * 1997-06-13 2000-01-04 Xilinx, Inc. Field programmable gate array with dedicated computer bus interface and method for configuring both
JPH11331209A (ja) * 1997-11-19 1999-11-30 Advantest Corp データ収集装置およびメモリコントローラ
DE19757195A1 (de) * 1997-12-22 1999-06-24 Philips Patentverwaltung Verfahren zum Übertragen eines asynchronen Datenstroms über einen synchronen Datenbus, sowie Schaltungsanordnung zur Durchführung des Verfahrens
US6163835A (en) * 1998-07-06 2000-12-19 Motorola, Inc. Method and apparatus for transferring data over a processor interface bus
US6928106B1 (en) * 1998-08-28 2005-08-09 Broadcom Corporation Phy control module for a multi-pair gigabit transceiver
US6434650B1 (en) * 1998-10-21 2002-08-13 Intel Corporation Apparatus and method for multiplexing bi-directional data onto a low pin count bus between a host CPU and co-processor
CA2280571A1 (en) * 1998-11-30 2000-05-30 Daimlerchrysler Corporation J1850 application specific integrated circuit (asic) and messaging technique
US6463494B1 (en) * 1998-12-30 2002-10-08 Intel Corporation Method and system for implementing control signals on a low pin count bus
US6389497B1 (en) * 1999-01-22 2002-05-14 Analog Devices, Inc. DRAM refresh monitoring and cycle accurate distributed bus arbitration in a multi-processing environment
US6434654B1 (en) * 1999-03-26 2002-08-13 Koninklijke Philips Electronics N.V. System bus with a variable width selectivity configurable at initialization
DE19917576A1 (de) * 1999-04-19 2000-10-26 Moeller Gmbh Datenübertragungseinrichtung
EP1317712A1 (en) * 2000-09-06 2003-06-11 Koninklijke Philips Electronics N.V. Inter-processor communication system
JP2002108835A (ja) * 2000-09-29 2002-04-12 Mitsubishi Electric Corp 車載電子制御装置
US6823282B1 (en) * 2000-10-26 2004-11-23 Cypress Semiconductor Corporation Test architecture for microcontroller providing for a serial communication interface
KR100358180B1 (ko) * 2000-12-26 2002-10-25 주식회사 케이티 다단접속형 셀 버스 조정장치 및 방법
US6834318B2 (en) * 2001-02-16 2004-12-21 Agere Systems Inc. Bidirectional bus repeater for communications on a chip
EP1237090A1 (en) * 2001-02-28 2002-09-04 Alcatel Serial peripheral interface master device, a serial peripheral interface slave device and a serial peripheral interface
US6877079B2 (en) * 2001-03-06 2005-04-05 Samsung Electronics Co., Ltd. Memory system having point-to-point bus configuration
WO2004049159A2 (de) 2002-11-22 2004-06-10 Continental Teves Ag & Co. Ohg Einrichtung und verfahren zur analyse von eingebetteten systemen
US6874054B2 (en) * 2002-12-19 2005-03-29 Emulex Design & Manufacturing Corporation Direct memory access controller system with message-based programming
CN100420592C (zh) * 2003-02-21 2008-09-24 金泰克斯公司 自动汽车外部灯光控制系统
GB2399722A (en) * 2003-03-21 2004-09-22 Sony Uk Ltd Data communication synchronisation
KR20050117924A (ko) * 2004-06-11 2005-12-15 엘지전자 주식회사 프로세서간 통신 향상을 위한 구조 및 방법
US7793029B1 (en) * 2005-05-17 2010-09-07 Nvidia Corporation Translation device apparatus for configuring printed circuit board connectors
US7348803B2 (en) * 2005-06-24 2008-03-25 Integrated Electronic Solutions Pty. Ltd. Bi-directional bus buffer
JP5389440B2 (ja) * 2005-08-11 2014-01-15 コンチネンタル・テベス・アーゲー・ウント・コンパニー・オーハーゲー 少なくとも部分的に安全上重大なプロセスの制御または調節用マイクロプロセッサシステム
US8185680B2 (en) * 2006-02-06 2012-05-22 Standard Microsystems Corporation Method for changing ownership of a bus between master/slave devices
FI122301B (fi) * 2006-08-25 2011-11-30 Atomia Oy Piiri, menetelmä ja järjestely yksinkertaisen ja luotettavan hajautetun väyläarbitroinnin toteuttamiseksi
US7840734B2 (en) * 2006-12-21 2010-11-23 Hendon Semiconductors Pty Ltd. Simple bus buffer
US7974793B2 (en) * 2007-08-31 2011-07-05 Siemens Industry, Inc. Systems, and/or devices to control the synchronization of diagnostic cycles and data conversion for redundant I/O applications
US7685325B2 (en) * 2008-01-04 2010-03-23 International Business Machines Corporation Synchronous bus controller system
US8461879B1 (en) * 2012-05-28 2013-06-11 Active-Semi, Inc. Low latency inter-die trigger serial interface for ADC

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592629A (en) * 1992-12-28 1997-01-07 At&T Global Information Solutions Company Apparatus and method for matching data rates to transfer data between two asynchronous devices

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
ANONYMOUS: "The I2C specification 2.1", 1.1.2000,, 1 January 2000 (2000-01-01), XP030001520, ISSN: 0000-0097 *
See also references of WO2012065760A1 *

Also Published As

Publication number Publication date
CN103210384B (zh) 2016-08-24
US20130262724A1 (en) 2013-10-03
DE102011007437A1 (de) 2012-05-16
CN103210384A (zh) 2013-07-17
KR20130129388A (ko) 2013-11-28
WO2012065760A1 (de) 2012-05-24

Similar Documents

Publication Publication Date Title
EP2641183A1 (de) Verfahren und schaltungsanordnung zur datenübertragung zwischen prozessorbausteinen
DE112013004941B4 (de) Gateway-Vorrichtung
EP0929041B1 (de) Verfahren und Anordnung zum Betreiben eines Bussystems
DE102013020277A1 (de) Bit-timing-symmetrisierung
DE4035837A1 (de) Bus-hauptschnittstellenschaltung mit transparenter unterbrechung einer datenuebertragungsoperation
DE102014206752B4 (de) Bestimmung des Zustands eines I2C-Busses
DE102017204691B3 (de) Steuervorrichtung zum redundanten Ausführen einer Betriebsfunktion sowie Kraftfahrzeug
DE102013210182A1 (de) Verfahren zur Bereitstellung einer generischen Schnittstelle sowie Mikrocontroller mit generischer Schnittstelle
EP2087647B1 (de) Vorrichtung und verfahren zur manipulation von kommunikations-botschaften
EP1590737B1 (de) Steuergerät für ein kraftfahrzeug und kommunikationsverfahren dafür
DE102012205163A1 (de) Kommunikationsanordnung und Verfahren zum Debugging bzw. zur Programmierung eines oder mehrerer Teilnehmer der Kommunikationsanordnung
DE102011004358B3 (de) Verfahren zum Übertragen von Daten über einen synchronen seriellen Datenbus
DE102020205765A1 (de) Systemkomponente und Verwendung einer Systemkomponente
DE112008001143T5 (de) Serialisierung von Daten in einer Multi-Chip-Busimplementierung
DE60211874T2 (de) Anordnung von zwei Geräten, verbunden durch einen Kreuzvermittlungsschalter
DE4416879B4 (de) Steuergerät mit Mitteln zur Umschaltung zwischen zwei Datenleitungen
DE102011004360B4 (de) Kommunikationssystem mit einer durch eine Recheneinheit steuerbaren elektronischen Schaltung, insbesondere für ein Kraftfahrzeug
DE102004050039B4 (de) Karte mit integrierter Schaltung, Betriebsverfahren und Kartensystem
DE10308159B4 (de) Kommunikationsgerät mit Verwendung von Drei-Stufen-Kommunikationspuffern
DE112010005989B4 (de) Kommunikationsknoten, Kommunikationssystem und Verfahren zum Durchführen einer Kommunikation
EP1260905B1 (de) Programmgesteuerte Einheit
DE10330037B3 (de) Adapterkarte zum Anschließen an einen Datenbus in einer Datenverarbeitungseinheit und Verfahren zum Betreiben eines DDR-Speichermoduls
EP1675310B1 (de) Datenübertragungsverfahren und Datenbussystem für ein Automobil
EP3423949B1 (de) Speicherdirektzugriffssteuereinrichtung für eine einen arbeitsspeicher aufweisende recheneinheit
EP3087460B1 (de) Verfahren, vorrichtung und system zur kommunikation mit einem sensor

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20130617

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

RIN1 Information on inventor provided before grant (corrected)

Inventor name: WEGENER, BASTIAN

Inventor name: BITSCH, CHRISTIAN

Inventor name: HARTMANN, RALF

Inventor name: KABULEPA, LUKUSA DIDIER

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20150508

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20171011