EP2458581B1 - Antriebsvorrichtung für Flüssigkristallanzeigetafel - Google Patents

Antriebsvorrichtung für Flüssigkristallanzeigetafel Download PDF

Info

Publication number
EP2458581B1
EP2458581B1 EP11009370.5A EP11009370A EP2458581B1 EP 2458581 B1 EP2458581 B1 EP 2458581B1 EP 11009370 A EP11009370 A EP 11009370A EP 2458581 B1 EP2458581 B1 EP 2458581B1
Authority
EP
European Patent Office
Prior art keywords
period
output
source
level
driving ability
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Not-in-force
Application number
EP11009370.5A
Other languages
English (en)
French (fr)
Other versions
EP2458581A1 (de
Inventor
Kenji Gondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Display Corp
Original Assignee
Kyocera Display Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2010264893A external-priority patent/JP2012008519A/ja
Application filed by Kyocera Display Corp filed Critical Kyocera Display Corp
Publication of EP2458581A1 publication Critical patent/EP2458581A1/de
Application granted granted Critical
Publication of EP2458581B1 publication Critical patent/EP2458581B1/de
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G09G2330/023—Power management, e.g. power saving using energy recovery or conservation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only

Definitions

  • the present invention relates to a drive device for a liquid crystal display panel, which drives a liquid crystal display panel by column inversion driving.
  • a gate-on voltage V GH to switch on a TFT gate provided for every pixel at an intersection of a gate wiring and a source wiring, a gate-off voltage V GL to switch off the TFT gate, a data voltage (source voltage) V D to be applied to a TFT source and a common voltage V COM to be applied to a common electrode, are required.
  • AC driving includes, for example, line inversion driving, column inversion driving and dot inversion driving (e.g. Patent Document 1).
  • Column inversion driving is a drive method wherein in a liquid crystal display panel having pixels arranged in a matrix form, when pixel groups in a horizontal direction (lines: rows) are to be driven, for example, sequentially from the upper side towards the lower side, in one frame, the data voltage is made to be, for example, from a left hand side source wiring (column) towards a right hand side column, positive polarity, negative polarity, positive polarity, negative polarity, ⁇ , and in the next frame, the polarity of the data voltage in each column is made to be opposite to the polarity in the last frame.
  • a state where the potential of a source electrode is higher than the common voltage is regarded as a positive polarity state
  • a state where the potential of a source electrode is lower than the common voltage is regarded as a negative polarity state.
  • Patent Document 1 discloses a method wherein in order to reduce power consumption of the drive device, the voltage applied to source wirings during the vertical blanking period is inverted, or when the vertical blanking period is started, the source wirings are once charged to the common potential.
  • Patent Document 1 discloses a method wherein in the vertical blanking period, charge sharing is carried out to short-circuit adjacent source wirings, then positively and negatively polarized data voltages with prescribed voltages are supplied to source wirings, and further charge sharing is carried out to bring the potential of the source wirings close to the common voltage.
  • a data voltage with a prescribed voltage to be supplied to a source wiring is supplied to a source driver which outputs the data voltage to the source wiring, in the first horizontal effective period in the vertical blanking period.
  • Patent Document 1 JP-A-2008-8928
  • US 2006/0227092 A1 discloses a liquid crystal display device composed of first and second data lines, first and second operational amplifiers, and a short-circuiting circuit.
  • the first operational amplifier is configured to drive the first data line to a potential of a first polarity during a first period, and to drive the second data line to a potential to the first polarity during a second period following the first period.
  • the second operational amplifier is configured to drive the second data line to a potential of a second polarity complementary to the first polarity during the first period, and to drive the first data line to a potential to the second polarity during the second period.
  • the short-circuiting circuit is configured to short-circuit the first and second data lines during a short-circuiting period between the first and second periods. Drive capabilities of the first and second operational amplifiers are controlled in response to a short-circuit potential of the first and second data lines during the short-circuiting period.
  • US 2006/221035 A1 discloses a method of driving a liquid crystal display in two-dot inversion for a low vertical frequency and in one-dot inversion for a high vertical frequency.
  • the method determines whether the vertical frequency of the LCD changes, changes the inversion type into one-dot inversion if the vertical frequency is changed from a low frequency to a high frequency, and changes the inversion type into two-dot inversion if the vertical frequency is changed from a high frequency to a low frequency.
  • a flicker is generated when driving in one-dot inversion, the inversion type is changed into two-dot inversion.
  • the pulse width of the gate signals are adjusted after measuring the load of the data line.
  • EP 2 075 790 A2 discloses a Thin Film Transistor-Liquid Crystal Display (TFT-LCD) driver circuit having a source drive buffer with an operational amplifier having two differential amplifiers operating alternatively according to timing signals and bias voltage signals.
  • the differential amplifiers are further capable of functioning as a voltage follower by buffering and outputting voltage signals from a Digital to Analog Converter for charging display points.
  • the TFT-LCD driver circuit may also be incorporated within an LCD device.
  • the source driver is adapted to drive the source wirings by column inversion and to invert the polarity every frame period.
  • the source driver is adapted to drive in the initial period at least the first one horizontal line in each frame, and that the source driver includes interval adjusting means for adjusting the length of the first half interval depending upon the size or the number of pixels of the liquid crystal display panel.
  • US 2003/122770 A1 discloses a method for driving an LCD apparatus in which a predetermined image is displayed by applying predetermined column signals on pixels for constituting selected rows of a plurality of the pixels arranged in rows and columns pattern.
  • the method includes steps of: dividing the pixels into a plurality of groups each composing of at least two pixels in a direction of the columns; and changing polarity of the column signals for each group.
  • the drive device for a liquid crystal display panel disclosed in Patent Document 1 it is necessary to preliminarily determine by calculation, etc. the voltage value for the data voltage to be output in the first horizontal effective period in the vertical blanking period.
  • the number of types of the voltage values for the data voltages which can be used is usually limited to a number corresponding to the number of gradations and cannot be set to be an optional desired value.
  • the construction of a timing control circuit to supply a clock signal or a latch signal to a source driver or a gate driver has to be substantially changed from a common construction of a timing control circuit. Further, power consumption is not reduced in a period wherein driving is carried out for actual display (hereinafter referred to as a display period).
  • a drive device for a liquid crystal display panel having the features of independent claim 1.
  • Preferred embodiments are defined in dependent claim 2.
  • a drive device for driving a liquid crystal display panel by column inversion driving it is possible to further reduce power consumption by a simple construction.
  • Fig. 1 is a block diagram illustrating a construction example of a liquid crystal display device to which the drive device of the present invention is applied.
  • many pixels 12 are formed in a matrix form on a liquid display panel 10.
  • many gate wirings 13 are provided in a horizontal direction (row direction)
  • many source wirings 14 are provided in a column direction to intersect with the gate wirings 13.
  • TFT15 is formed at an intersection of a gate wiring 13 and a source wiring 14.
  • a drain electrode 16 of TFT 15 is connected to a pixel electrode.
  • a facing substrate (not shown) is provided to face the substrate having the gate wirings 13, the source wirings 14 and the pixels 12 formed thereon, and liquid crystal is sandwiched between the substrate having the pixels 12 formed, and the facing substrate.
  • a counter electrode common electrode
  • liquid crystal may be regarded as an element having a capacity, and in Fig. 1 , a capacitor 17 is shown, of which one end is connected to a pixel electrode and the potential of the other end becomes the common potential V COM .
  • a gate driver 30 drives gate wirings 13, for example, line-sequentially.
  • a pixel electrode of a pixel connected to a selected gate wiring 13 i.e. a gate wiring 13 to which a gate-on voltage V GH is applied
  • a data voltage (voltage corresponding to a data signal) V D is applied via a source wiring 14.
  • the source driver 20 to drive the source wirings 14, comprises a shift register 21, a first latch circuit 22 which sequentially latches and outputs data signal DATA, a second latch circuit 23 which collectively takes in the output from the first latch circuit 22, a D-A converter 24 which outputs an analog signal (analog voltage) corresponding to the value of the output (digital data) from the second latch circuit 23, and a buffer circuit 25 which current-amplifies the output from the D-A converter 24.
  • the shift register 21 forms a data taking-in signal from a clock signal CLK for data shift and outputs it.
  • the number of source wirings 14 is assumed to be m (m: a positive integer in multiples of 3).
  • data corresponding to one clock signal CLK in the case of RGB parallel are three RGB. Accordingly, the number of output signals of the shift register 21 is m/3.
  • the shift register 21 brings a first set of outputs to an on-state (data taking-in state).
  • the liquid crystal display panel 10 is driven by a line sequential driving method, and the selected period corresponds to a period for driving one line.
  • data signals DATA from the timing control circuit 40 are sequentially output. Further, to the first latch circuit 22, m/3 signal is input from the shift register 21. When among m signals, the Ith set (I:1 to m/3) of signals become an on-state, the first latch circuit 22 latches and outputs the first set of data (data signals DATA).
  • the second latch circuit 23 collectively takes in signals latched by the first latch circuit 22, for example, at the time of falling of a strobe signal STB (hereinafter referred to as a latch signal STB) output from the timing control circuit 40.
  • a strobe signal STB hereinafter referred to as a latch signal STB
  • V n (n: 0 to 15) is supplied from a power source circuit (not shown) included in the timing control circuit 40.
  • V 8 to V 15 are voltages higher than the common voltage V COM
  • V 0 toV 7 are voltages lower than the common voltage V COM .
  • V 8 to V 15 are voltages for positive polarity driving
  • V 0 to V 7 are voltages for negative polarity driving.
  • m signals are output which show values appropriate for the level (a high level or a low level) of a polarity inversion signal POL output from the timing control circuit 40.
  • the level of the polarity inversion signal POL is a high level
  • odd-numbered signals are made to be signals with a value appropriate for positive polarity and the level of a signal input from the second latch circuit 23
  • even-numbered signals are made to be signals with a value appropriate for negative polarity and the level of a signal input from the second latch circuit 23.
  • odd-numbered signals are made to be signals with a value appropriate for negative polarity and the level of a signal input from the second latch circuit 23, and among the m signals, even-numbered signals are made to be signals with a value appropriate for positive polarity and the level of a signal input from the second latch circuit 23.
  • the source driver 20 realizes 64 tones by means of a resistor ladder in the driver by inputting eight standard voltages in positive polarity by using voltages V 8 to V 16 and displays 64 tones by eight standard voltages in negative polarity by using voltages V 0 toV 7 .
  • the present invention may be applied to a case where a larger number of tones are to be realized.
  • the D-A converter 24 is provided with a resistor ladder at the input portion to realize multi-tone.
  • the power source circuit is included in the timing control circuit 40, but the power source circuit may be provided separately from the timing control circuit 40.
  • the D-A converter 24 outputs signals of voltage (voltage signals) corresponding to the values shown respectively by the m signals output from the second latch circuit 23, to the buffer circuit 25.
  • the buffer circuit 25 applies the respective m voltage signals output from the D-A converter 24 to m source wirings 14.
  • the source driver 20, the gate driver 30 and the timing control circuit 40 shown in Fig. 1 are constituting elements of the drive device for a liquid crystal display panel.
  • Figs. 3 and 4 are timing diagrams illustrating operation examples of the drive device.
  • the timing control circuit 40 outputs a control signal Cont 1 before the control for an image display in each frame is initiated.
  • the control signal Cont 1 is made to be a significant level for a period of at least one horizontal period (a period between two horizontal synchronizing signals) in the vertical blanking period.
  • the significant level is a high level.
  • the source driver 20 carries out the control as described hereinafter, based on the control signal Cont 1.
  • the maximum value of the period wherein the control signal Cont 1 can be made to be a significant level, is the vertical blanking period.
  • the level of the polarity inversion signal POL is inverted every one frame.
  • odd-numbered source wirings S (2n-1) are subjected to positive polarity driving
  • even-numbered source wirings S (2n) are subjected to negative polarity driving.
  • the polarity inversion signal POL is at a low level
  • odd-numbered source wirings S (2n-1) are subjected to negative polarity driving
  • even-numbered source wirings S (2n) are subjected to positive polarity driving.
  • n is from 1 to (m/2)
  • m is an even number.
  • the timing control circuit 40 outputs a control signal Cont 2 as shown in Fig. 4 .
  • the level of the control signal Cont 2 is made to be a prescribed level for a period of at least one horizontal period (corresponding to one selected period) (e.g. from 1 to 3 horizontal periods) from the time when the control for an image display in each frame is initiated.
  • Fig. 4 illustrates an example wherein the level of the control signal Cont 2 is made to be a prescribed level for a period corresponding to two horizontal periods.
  • the source driver 20 carries out the special control as described hereinafter, based on the control signal Cont 2.
  • the period wherein the level of the control signal Cont 2 is at a prescribed level is shown as the high level period.
  • the prescribed level may not practically be a high level.
  • the period wherein the level is not a prescribed level is shown as a low level period, but it may not practically be a low level.
  • Fig. 5 is a block diagram illustrating a construction example of one output buffer 251 in buffer circuit 25.
  • the buffer circuit 25 is provided with the same number as the source wirings 14 i.e. m output buffers.
  • the construction of each output buffer in the buffer circuit 25 is the same as the construction shown in Fig. 5 .
  • the output buffer 251 comprises an amplifier 261 having a variable driving ability, to which a signal output from the D-A converter 24 is input, a first switch 263 to make either a state where the input to the amplifier 261 is supplied to an output terminal or a state where such an input is not supplied to the output terminal, a second switch 264 to make either a state where an output of the amplifier 261 is supplied to the output terminal or a state where such an output is not supplied to the output terminal, and a bias circuit 262 to change the output current (the maximum output current) of the amplifier 261 depending upon the control signal Cont 2.
  • the output terminal is an output terminal to a source wiring 14.
  • first switch 263 and the second switch 264 realize an output pathway setting unit which sets either one of a state where a voltage signal corresponding to a data signal is applied to a source wiring 14 via the amplifier 261 and a state where the voltage signal is applied to the source wiring without via the amplifier 261.
  • the control signal Cont 2 is, for example, a 2 bit signal.
  • Fig. 6(A) is a schematic diagram illustrating an example of a relation between a signal state of the control signal Cont 2 and the output state of the amplifier 261.
  • Fig. 6(B) is a schematic diagram illustrating a specific example of the output state of the amplifier 261.
  • the control signal Cont 2 may be 1 bit, but it is preferably a 2 bit signal in view of the applicability due to the size of the liquid crystal display panel or improvement in the selection range of the power consumption.
  • the driving ability of the amplifier 261 is 130%; when the level of the control signal Cont 2 is (L, H), the driving ability is 100%; and when the level of the control signal Cont 2 is (H, L), the driving ability is 80%. Further, when the level of the control signal Cont 2 is (H, H), the voltage signal from the D-A converter 24 is, as it is, output to the output terminal.
  • “H” means a high level
  • “L” means a low level.
  • the driving ability of 130% or 80% represents a relative maximum output current based on the driving ability when the level of the control signal Cont 2 is (L, H).
  • the driving ability by the voltage signal from the D-A converter 24 is lower than the driving ability when the level of the control signal Cont 2 is (H, L) (corresponding to output C shown in Fig. 6(A) ). Accordingly, as compared with the output current in a case where a signal of a voltage corresponding to a data signal is, as it is, applied to a source wiring 14 (in a case where the first switch 261 is a closed state, and the second switch 264 is an open state), the output current is higher in a case where a signal of a voltage corresponding to a data signal is applied to a source wiring 14 via the amplifier 261 when the level of the control signal Cont 2 is (H, L).
  • Fig. 7 is a block diagram illustrating output side constructions of output buffers 251 and 252 which drive adjacent two source wirings 14 in the buffer circuit 25.
  • the output buffer 251 is to drive an odd-numbered source wiring 14 (e.g. the first line source wiring 14), and the output buffer 252 is to drive an even-numbered source wiring 14 (e.g. a second line source wiring 14).
  • a first output switch 266 is provided to switch to a state where the output of the output buffer 251 is permitted to pass or a state where such an output is not permitted to pass.
  • a second output switch 268 is provided to switch to a state where the output of the output buffer 252 is permitted to pass or a state where such an output is not permitted to pass.
  • a third switch 267 is provided to switch to a state where the adjacent two source wirings 14 are connected or a state where they are not connected.
  • the first output switch 266, the second output switch 268 and the third switch 267 are an example of a source wiring initial setting unit to short-circuit the adjacent source wirings 14.
  • the internal construction of the output buffer 252 is the same as the internal construction of the output buffer 251 shown in Fig. 5 .
  • the first output switch 266 is provided as shown in Fig. 7 on the output side of all output buffers for driving source wirings S (2n-1) .
  • the second output switch 268 is provided as shown in Fig. 7 on the output side of all output buffers for driving source wirings S (2n) .
  • the third switch 267 is provided as shown in Fig. 7 between an output buffer for driving a source wiring S (2n-1) and an output buffer for driving a source wiring S (2n) (n: 1 to (m/2)).
  • Fig. 8 is a schematic diagram illustrating a relation between the control signal Cont 1 and the state of each switch (first output switch 266, second output switch 268 and third switch 267).
  • first output switch 266, second output switch 268 and third switch 267) As shown in Fig. 8 , when the control signal Cont 1 is at a low level, the first output switch 266 and the second output switch 268 become an on-state (closed state), and the third switch 267 becomes an off-state (open state).
  • the control signal Cont 1 is at a high level, the first output switch 266 and the second output switch 268 become an off-state, and the third switch 267 becomes an on-state.
  • the timing control circuit 40 controls the control signal Cont 1 to be at a high level during a period of at least one horizontal period in the vertical blanking period.
  • the first output switch 266 provided on the output side of an output buffer for driving an odd-numbered source wiring S (2n-1) becomes an open state
  • the second output switch 268 provided on the output side of an output buffer for driving an even-numbered source wiring S (2n) becomes an open state.
  • the third switch 267 provided between the output buffer for driving a source wiring S (2n-1) and the output buffer for driving a source wiring S (2n) becomes a closed state.
  • each odd-numbered source wirings S (2n-1) will be connected to the adjacent even-numbered source wiring S (2n) . Further, each source wiring 14 is cut off from the output buffer 251 or 252.
  • the charge sharing is carried out in the vertical blanking period.
  • the potential of each source wiring 14 is close to the common voltage V COM , whereby a rush current at the initiation of the display period can be reduced, for example, as compared with a case where the driving state is directly changed from a state of driving with negative polarity to a state of driving with positive polarity.
  • the timing control circuit 40 controls the level of the control signal Cont 2 to be at a prescribed level over a described period of at least one horizontal period from the initiation of the control for an image display in each frame i.e. in a prescribed period after initiation of the driving in the first frame (period wherein at least one line is driven).
  • the prescribed level is (H, L).
  • a bias circuit 262 gives a bias voltage depending upon the level of the control signal Cont 2 so that the driving ability of the amplifier 261 is made to be 80%. Further, depending upon the level of the control signal Cont 2, the first switch 263 becomes an open state (a state where the input to the amplifier 261 will not be supplied to the output terminal), and the second switch 264 becomes a closed state (a state where the output of the amplifier 261 is supplied to the output terminal).
  • the source wiring 14 is driven in the state of the driving ability of 80% during the prescribed period where the level of the control signal Cont 2 is at a prescribed level.
  • the timing control circuit 40 controls the level of the control signal Cont 2 to be at a level other than the prescribed level, in this example, the level other than the prescribed level is (H, H).
  • the first switch 263 becomes a closed state (a state where the input to the amplifier 261 is supplied to the output terminal), and the second switch 264 becomes an open state (a state where the output of the amplifier 261 will not be supplied to the output terminal). Accordingly, the source wiring 14 is driven by a voltage signal from the D-A converter 24.
  • the driving ability by the voltage signal from the D-A converter 24 is lower than the driving ability when the level of the control signal Cont 2 is (H, L), and accordingly, after completion of the prescribed period, the source wiring 14 is driven by a lower driving ability. As a result, consumption current of the source driver 20 becomes low.
  • Fig. 9 is a schematic diagram which schematically illustrates consumption current when column inversion driving is employed.
  • consumption current during the display period is small as compared with the case of employing other AC driving such as dot inversion driving. That is, the source wiring 14 can be driven even in a state where the driving ability is low in the display period. Further, in a case where dot inversion driving is employed to carry out polarity inversion for every pixel, the output voltage amplitude of the source driver 20 becomes large, and the consumption power increases.
  • the polarity of source lines is inverted for every frame. That is, at the time of initiation of the display period, for example, transfer from positive polarity to negative polarity is required, and a rush current will flow (see A in Fig. 9 ). If the driving ability of the output buffer 251 is low, it becomes difficult to deal with the rush current, and the driving voltage of the source driver 20 decreases for a moment, thus leading to a deterioration of the display quality. Therefore, as described above, for a prescribed period after initiation of the display period, the driving ability (output current) of the source driver 20 is made high. And, thereafter, the source wiring 14 can be driven by a low driving ability, whereby consumption current can be reduced.
  • each source wiring 14 is adjusted to be close to the common voltage V COM before initiation of the display period, by the charge sharing in the vertical blanking period, whereby the rush current at the initiation of the display period is reduced.
  • the degree of rising of the driving ability in the prescribed period after initiation of the display period that is, in the prescribed period after initiation of the display period, the driving ability of the output buffer 251 is increased, but is not required to be increased so much.
  • the source wiring 14 is driven at 80% of the driving ability exemplified in Fig. 6(B) , but in the example shown in Fig. 6(B) , the source wiring 14 may be driven by a driving ability of 100% or 130%.
  • the source wiring in a prescribed period after initiation of the display period, is driven in a state of a driving ability of 80%, and after expiration of the prescribed period, the source wiring 14 is driven by a voltage signal from the D-A converter 24, but so long as the driving ability in the prescribed period is higher than the driving ability after expiration of the prescribed period, a combination other than the combination of the driving ability of 80% and the driving ability of a voltage signal from the D-A converter 24, may be used.
  • driving is carried out in a state of a driving ability of 130% or 100% (see Fig. 6 ), and after expiration of the prescribed period, driving may be carried by a driving ability of 80%.
  • the first switch 263 and the second switch 264 shown in Fig. 5 are unnecessary, and a voltage signal from the D-A converter 24 is always applied to the source wiring 14 via the amplifier 261, and in the period where the driving ability is made high, the amplifier 261 applies a signal of a voltage corresponding to a data signal to the source wiring 14 in a state where the output current is increased as compared with the output current in the period after such a period.
  • charge sharing is carried out in the vertical blanking period, but instead of the charge sharing, precharging may be carried out wherein a prescribed precharge voltage (e.g. the common voltage V COM ) is applied to the source wiring 14.
  • a prescribed precharge voltage e.g. the common voltage V COM
  • a fourth switch is provided to switch the state to a state where the precharge voltage is connected to the source wiring 14 or a state where the precharge potential is not connected to the source wiring 14.
  • the control signal Cont 1 becomes a high level
  • the first output switch 266 becomes an open state (the same applies to the second output switch 268) (see Fig. 7 )
  • the fourth switch becomes a state where the source wiring 14 is connected to the precharge voltage.
  • the first output switch 266, the second output switch 268 and the fourth switch correspond to a source wiring initial setting unit to connect each source wiring 14 to a prescribed potential.
  • the source driver 20 makes, as compared with the driving ability in at least a period to drive the first one line in each frame i.e. in a period of at least a period to drive one line, the driving ability to be low in a period after such a period.
  • the driving ability in at least a period to drive the first one line in each frame is made to be higher than the driving ability in a period after such a period, whereby with a simple construction, it is possible to reduce power consumption while preventing deterioration of the display quality.
  • the drive device is designed to carry out a control in such a manner that in a prescribed period (specifically an initial period being a period of at least a period to drive one line) after initiation of the display period, a source wiring 14 is driven by e.g. a driving ability of 80% as shown in Fig. 6(B) (corresponding to a high driving ability), and upon expiration of the prescribe period, the source wiring 14 is driven by a voltage signal from the D-A converter 24 (corresponding to a low driving ability). While in the prescribed period (initial period), the control is carried out by such a high driving ability, in a period after expiration of the prescribed period, a control different from the case after expiration of the prescribed period in the first example may be carried out.
  • a prescribed period specifically an initial period being a period of at least a period to drive one line
  • a source wiring 14 in the period subsequent to the prescribed period, while in a first half interval in each periodically occurring period, a source wiring 14 is driven by a high driving ability, in a second half interval, the source wiring 14 is driven by a low driving ability as compared with the first half interval.
  • each periodically occurring period is regarded as a period to drive each line (a period for each line).
  • the timing diagram in Fig. 11 is one wherein the periods for the first to third lines in each frame disclosed in Fig. 10 are shown as enlarged.
  • the control signal Cont 2 is at a prescribed level only in the period for the first line.
  • control signal Cont 2 is utilized to realize such a control that in a period subsequent to the period for the first line, in the first half interval, the source wiring 14 is driven by a high driving ability, and in the second half interval, the source wiring 14 is driven by a low driving ability, and accordingly, in an actual operation, the control signal becomes a prescribed level also in the period for the second and subsequent line periods as shown in Fig. 11 .
  • a period wherein the level of the control signal Cont 2 is at a prescribed level is shown as a high level period, but as described hereinafter, the prescribed level may not practically be a high level. Further, a period wherein the level is not a prescribed level is shown as a low level period, but such a period may not practically be a low level. Further, "change" indicated in Fig. 11 means that the length of the first half interval may optionally be set.
  • the constructions of the source driver 20 and the gate driver 30 are the same as their constructions in the first embodiment shown in Fig. 1 .
  • the constructions of the amplifier 261 and its output side are the same as their constructions in the first embodiment shown in Figs. 5 and 7 .
  • the construction of the timing control circuit 40 is the same as the construction of the timing control circuit 40 in the first embodiment shown in Fig. 1 except that the manner of the output of the control signal in periods for the second line and subsequent lines is partially different, as will be described hereinafter. Further, the examples shown in Fig. 6 are used for the relation between the signal state of the control signal Cont 2 and the output state of the amplifier 261, and the output state of the amplifier 261.
  • the timing control circuit 40 controls the control signal Cont 1 to be at a high level during at least for one horizontal period in the vertical blanking period.
  • charge sharing may be carried out by setting the contact state of the output buffers 251 and 252 in the same manner as in the first embodiment.
  • the timing control circuit 40 controls the level of the control signal Cont 2 to be a prescribed level over a prescribed period of at least one horizontal period from the initiation of the control for the image display in each frame i.e. in a prescribed period (a period for the first line) after initiation of driving in the first frame.
  • the prescribed level is (H, L).
  • the source wiring 14 is driven in a state of the driving ability of 80% during a prescribed period wherein the level of the control signal Cont 2 is a prescribed level.
  • the timing control circuit 40 controls the level of the control signal Cont 2 to be a level other than the prescribed level upon completion of the prescribed period. Specifically, the level of the control signal Cont 2 is adjusted to be (H, H). Thus, the source wiring 14 is driven by a voltage signal from the D-A converter 24 (see Fig. 6 ).
  • the timing control circuit 40 is controlled so that the source wiring 14 is driven by a low driving ability over the entire period in the period for the second line et seq.
  • the source wiring 14 in each period for the second line or subsequent line, in the first half interval, the source wiring 14 is driven by a high driving ability, but in a second half interval, the source wiring 14 is driven by a low driving ability as compared with the first half interval, and accordingly, the manner for the output of the control signal Cont 2 is made different from the case of the first embodiment.
  • the timing control circuit 40 adjusts the level of the control signal Cont 2 to a prescribed level.
  • the prescribed level is (H, L) (see Figs. 6(A) and (B) ).
  • the level of the control signal Cont 2 is adjusted to (H, H).
  • the source wiring 14 is driven by a low driving ability (see Figs. 6(A) and (B) ).
  • the timing control circuit 40 after the timing control circuit 40 has adjusted the output level of the control signal Cont 2, by changing the period to release the prescribed level output (corresponding to the timing of completion of the first half interval), it is possible to change the length of the period where the driving ability is made high (i.e. the first half interval).
  • the length of the first half interval depending upon e.g. the size or the number of pixels of the liquid crystal display panel 10, it is possible to adjust the length of the first half interval. That is, it becomes possible to realize a fine control to reduce consumption current while preventing deterioration of the display quality.
  • the first half interval is prolonged, in a case where if the period where the driving ability is made high, is shortened too much in order to reduce consumption current, the display quality becomes lower than the desired quality.
  • the timing control circuit 40 As a construction to realize the control to adjust the length of the first half interval, there is, for example, a construction wherein a control input terminal is provided in the timing control circuit 40. In such a case, the timing control circuit 40, after adjusting the output level of the control signal Cont 2 to a prescribed level, counts the number of pulses of the block signal and releases the prescribed level output when the counted value becomes a preliminarily determined value corresponding to the type of signal (specifically the type of the signal level) input in the control input terminal. When such a construction is taken, by the timing control circuit 40, the interval adjusting means to adjust the length of the first half interval, is realized.
  • the control signal Cont 2 is utilized to realize the control to drive a source wiring 14 by a high driving ability in the first half interval and to drive the source wiring 14 by a low driving ability in the second half interval.
  • a practical method is not limited to such a method of using the control signal Cont 2.
  • the timing control circuit 40 may be designed so that in the periods of the second and subsequent lines, the first half interval or the second half interval is set by a control signal Cont 3 separate from the control signal Cont 2.
  • the timing control circuit 40 adjusts the level of the control signal Cont 3 to a prescribed level in a prescribed period (the first half interval).
  • the prescribed level is (H, L) (see Figs.
  • the level of the control signal Cont 3 is adjusted to (H, H).
  • the source wiring 14 is driven by a low driving ability (see Figs. 6(A) and (B) ).
  • the buffer circuit 25 may input e.g. a clock signal CLK for data shift and counts the number of times of rising or falling of the clock signal CLK, whereby the timing for completion of the first half interval may be independently set.
  • a clock signal CLK for data shift and counts the number of times of rising or falling of the clock signal CLK, whereby the timing for completion of the first half interval may be independently set.
  • the source wiring 14 in the first half interval, is driven by a driving ability of 80% as exemplified in Fig. 6(B) , but the source wiring 14 may be driven by a driving ability of 100% or 130% in an example shown in Fig. 6(B) .
  • driving is carried out in a state of a driving ability of 80% in the first half interval, and in the second half interval, the source wiring 14 is driven by a voltage signal from the D-A converter 24, but provided that the driving ability in the second half interval is higher than the driving ability in a prescribed period after initiation of the display period (e.g. the first line period) and the driving ability in the first half interval, a combination other than the combination of the driving ability of 80% and the driving ability of the voltage signal from the D-A converter 24, may be employed.
  • the combination may be such that in the first half interval, driving is carried out in a state of a driving ability of 130% or 100% (see Fig. 6 ), and in the second half interval, the driving is carried out in a state of a driving ability of 80%.
  • the driving ability in a prescribed period (initial period) after initiation of the display period and the driving ability in the first half interval in a period subsequent to the prescribed period may made to be the same, but the driving ability in the first half interval is made lower than the driving ability in the initial period.
  • the first half interval or the second half interval is designed to be set by a control signal Cont 3 separate from the control signal Cont 2, it is easier to carry out such a control that the driving ability in the first half interval is made different from the driving ability in the initial period.
  • the liquid crystal display panel 10 may be either a monochromatic panel or a color panel.
  • the present invention is applicable to a liquid crystal display device to be mounted on portable devices, in-vehicle devices, image display devices, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Claims (2)

  1. Eine Treiber-Vorrichtung für eine Flüssigkristall-Anzeigetafel (10) die eine Vielzahl an Gate-Verdrahtungen (13) und eine Vielzahl an Source-Verdrahtungen (14) aufweist, die angeordnet sind, um sich zu überschneiden, wobei die Treiber-Vorrichtung einen Source-Treiber (20) umfasst, der angepasst ist, um die Source-Verdrahtungen (14) anzusteuern, wobei:
    der Source-Treiber (20) angepasst ist, um die Source-Verdrahtungen durch Spalteninversion anzusteuern und um die Polarität in jedem einzelnen Frame (frame) zu invertieren,
    die Treiber-Vorrichtung angepasst ist, um den Source-Treiber (20) während eines Anfangszeitraums und während einer Vielzahl von periodisch auftretenden Zeiträumen im Anschluss an den Anfangszeitraum in jedem Frame zu steuern,
    der Source-Treiber (20) angepasst ist, um in jeden Frame mindestens eine erste horizontale Linie während des Anfangszeitraums und jeweils eine nachfolgende horizontale Linie in jedem Zeitraum nach dem Anfangszeitraum anzusteuern, wobei jeder genannte Zeitraum nach dem Anfangszeitraum ein erstes Halbintervall und ein zweites Halbintervall umfasst,
    die Treiber-Vorrichtung angepasst ist, um den Source-Treiber (20) anzusteuern, sodass in jedem Frame die Ansteuerfähigkeit im Anfangszeitraum besser ist als die Ansteuerfähigkeit in jedem ersten Halbintervall und sodass die Ansteuerfähigkeit in jedem ersten Halbintervall besser ist als die Ansteuerfähigkeit in jedem zweiten Halbintervall, und wobei
    der Source-Treiber (20) Intervalleinstellungsmittel zur Einstellung der Länge des ersten Halbintervalls in Abhängigkeit der Größe oder der Anzahl von Pixeln der Flüssigkristall-Anzeigetafel.
  2. Die Treiber-Vorrichtung für eine Flüssigkristall-Anzeigetafel (10) nach Anspruch 1, wobei der Source-Treiber (20) eine Source-Verdrahtungs-Anfangswert-Einstelleinheit enthält, die in einer vertikalen Austastperiode, angrenzende Source-Verdrahtungen (14) kurzschließt oder jede Source-Verdrahtung (14) mit einem vorgegebenen Potenzial verbindet.
EP11009370.5A 2010-11-29 2011-11-25 Antriebsvorrichtung für Flüssigkristallanzeigetafel Not-in-force EP2458581B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010264893A JP2012008519A (ja) 2010-05-21 2010-11-29 液晶表示パネルの駆動装置

Publications (2)

Publication Number Publication Date
EP2458581A1 EP2458581A1 (de) 2012-05-30
EP2458581B1 true EP2458581B1 (de) 2017-02-15

Family

ID=45044279

Family Applications (1)

Application Number Title Priority Date Filing Date
EP11009370.5A Not-in-force EP2458581B1 (de) 2010-11-29 2011-11-25 Antriebsvorrichtung für Flüssigkristallanzeigetafel

Country Status (2)

Country Link
EP (1) EP2458581B1 (de)
CN (1) CN102479497B (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103474041B (zh) * 2013-09-12 2017-01-18 合肥京东方光电科技有限公司 一种液晶面板的驱动装置及其驱动方法、显示装置
CN105099432B (zh) * 2014-05-19 2019-04-30 奇景光电股份有限公司 输出缓冲器
US10498301B2 (en) * 2018-04-27 2019-12-03 Taiwan Semiconductor Manufacturing Co., Ltd. Line drivers for wireline transmission devices
US10949597B2 (en) 2018-07-16 2021-03-16 Taiwan Semiconductor Manufacturing Co., Ltd. Through-silicon vias in integrated circuit packaging
CN209015701U (zh) * 2018-10-25 2019-06-21 惠科股份有限公司 显示面板的电源电压控制电路及显示装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030122770A1 (en) * 1997-11-13 2003-07-03 Mitsubishi Denki Kabushiki Kaisha Method for driving liquid crystal display apparatus
US20060221035A1 (en) * 2002-04-24 2006-10-05 Seung-Woo Lee Liquid crystal display and driving method thereof
EP2075790A2 (de) * 2007-12-27 2009-07-01 BYD Company Limited TFT-LCD-Treiberschaltung und LCD-Vorrichtungen

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100234720B1 (ko) * 1997-04-07 1999-12-15 김영환 Tft-lcd의 구동회로
KR100292405B1 (ko) * 1998-04-13 2001-06-01 윤종용 오프셋 제거 기능을 갖는 박막트랜지스터 액정표시장치 소스드라이버
KR100777705B1 (ko) * 2001-09-07 2007-11-21 삼성전자주식회사 액정 표시 장치 및 그 구동 방법
JP4744075B2 (ja) * 2003-12-04 2011-08-10 ルネサスエレクトロニクス株式会社 表示装置、その駆動回路およびその駆動方法
JP4731195B2 (ja) * 2005-04-07 2011-07-20 ルネサスエレクトロニクス株式会社 液晶表示装置、液晶ドライバ、及び液晶表示パネルの駆動方法
JP4964461B2 (ja) * 2005-12-13 2012-06-27 ティーピーオー、ホンコン、ホールディング、リミテッド 表示装置及びその容量性負荷の駆動回路
JP4773928B2 (ja) * 2006-11-16 2011-09-14 セイコーエプソン株式会社 ソースドライバ、電気光学装置及び電子機器
JP2010117118A (ja) 2008-11-12 2010-05-27 Tornex Inc 出入口遮断装置
JP5275893B2 (ja) 2009-05-15 2013-08-28 株式会社神戸製鋼所 ヒートインシュレータの取付構造

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030122770A1 (en) * 1997-11-13 2003-07-03 Mitsubishi Denki Kabushiki Kaisha Method for driving liquid crystal display apparatus
US20060221035A1 (en) * 2002-04-24 2006-10-05 Seung-Woo Lee Liquid crystal display and driving method thereof
EP2075790A2 (de) * 2007-12-27 2009-07-01 BYD Company Limited TFT-LCD-Treiberschaltung und LCD-Vorrichtungen

Also Published As

Publication number Publication date
CN102479497B (zh) 2015-11-25
CN102479497A (zh) 2012-05-30
EP2458581A1 (de) 2012-05-30

Similar Documents

Publication Publication Date Title
US10242634B2 (en) Display device
US10163392B2 (en) Active matrix display device and method for driving same
KR101322002B1 (ko) 액정표시장치
JP4644412B2 (ja) 液晶表示装置及びその駆動方法
KR101245944B1 (ko) 액정패널, 이를 구비한 액정표시장치 및 그 구동 방법
US20050122321A1 (en) Driver for driving a display device
WO2020244342A1 (zh) 显示面板、其驱动方法及显示装置
US10049634B2 (en) Pixel circuit and driving method thereof, driving circuit, display device
KR20060021055A (ko) 액정 표시 장치, 액정 표시 장치용 구동 장치 및 방법
US9552786B2 (en) Electronic apparatus and display driver
EP2458581B1 (de) Antriebsvorrichtung für Flüssigkristallanzeigetafel
TW201028985A (en) Liquid crystal displays capable of increasing charge time and methods of driving the same
KR20070070928A (ko) 구동 장치 및 이를 포함하는 액정 표시 장치
KR20050014116A (ko) 액정표시장치 및 그 구동방법
KR20110024993A (ko) 액정 표시장치의 구동장치와 그 구동방법
US10896650B2 (en) Video signal line drive circuit, display device including same, and drive method for video signal line
US20070296675A1 (en) Display driver apparatus and inversion driving method thereof
US20100066923A1 (en) Display device, its driving circuit, and driving method
US20120133577A1 (en) Drive device for liquid crystal display panel
KR101885807B1 (ko) 액정표시장치 및 그의 차지쉐어 콘트롤방법
KR20100069900A (ko) 액정표시장치의 구동장치 및 그 구동방법
JP2009103819A (ja) 表示装置
KR101308442B1 (ko) 액정표시장치 및 그의 구동 방법
KR20070069797A (ko) 액정표시장치와 그 구동방법
KR100861270B1 (ko) 액정표시장치 및 그의 구동방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

17P Request for examination filed

Effective date: 20121108

17Q First examination report despatched

Effective date: 20130910

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20160921

RIC1 Information provided on ipc code assigned before grant

Ipc: G09G 3/20 20060101ALI20160913BHEP

Ipc: G09G 3/36 20060101AFI20160913BHEP

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 868291

Country of ref document: AT

Kind code of ref document: T

Effective date: 20170315

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602011034993

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20170215

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 868291

Country of ref document: AT

Kind code of ref document: T

Effective date: 20170215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170515

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170516

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170515

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170615

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602011034993

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20171116

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20171125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171130

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171125

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20180731

Ref country code: BE

Ref legal event code: MM

Effective date: 20171130

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171130

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171130

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171125

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602011034993

Country of ref document: DE

Owner name: KYOCERA CORPORATION, JP

Free format text: FORMER OWNER: OPTREX CORP., TOKYO, JP

Ref country code: DE

Ref legal event code: R082

Ref document number: 602011034993

Country of ref document: DE

Representative=s name: MUELLER-BORE & PARTNER PATENTANWAELTE PARTG MB, DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20111125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20191112

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170215

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170615

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602011034993

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210601