EP2412006A1 - Epitaxialverfahren und strukturen zur bildung von halbleitermaterialien - Google Patents

Epitaxialverfahren und strukturen zur bildung von halbleitermaterialien

Info

Publication number
EP2412006A1
EP2412006A1 EP09785805A EP09785805A EP2412006A1 EP 2412006 A1 EP2412006 A1 EP 2412006A1 EP 09785805 A EP09785805 A EP 09785805A EP 09785805 A EP09785805 A EP 09785805A EP 2412006 A1 EP2412006 A1 EP 2412006A1
Authority
EP
European Patent Office
Prior art keywords
growth
layer
structures
regions
island structures
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP09785805A
Other languages
English (en)
French (fr)
Inventor
Chantal Arena
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Publication of EP2412006A1 publication Critical patent/EP2412006A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • C30B29/406Gallium nitride
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02502Layer structure consisting of two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639Preparation of substrate for selective deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02647Lateral overgrowth
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02647Lateral overgrowth
    • H01L21/0265Pendeoepitaxy

Definitions

  • the various embodiments of the present invention generally relate to the fabrication of semiconductor structures and substrates.
  • the various embodiments provide methods and structures for producing semiconductor materials and substrates with improved characteristics.
  • Strained layers of semiconductor materials can be undesirable for a number of reasons. Strain in the semiconductor layers can result in an increased density of defects, crack formation and phase separation, in broad terms, a possible reduction in material quality.
  • IH-V semiconductor materials such as the Ill-nitrides.
  • Ill-nitride based light emitting devices containing indium gallium nitride (In x Gai -x N) with significant indium content (e.g. x > 0.15).
  • the increased indium content preferred in such devices, for extending the emission wavelength range commonly introduces disadvantageous levels of strain due to lattice mismatch with adjoining layers.
  • the strained layers commonly have restricted thicknesses and low indium content in an attempt to prevent material phase separation and subsequent non-uniform indium distribution.
  • the binary components of the compound InGaN namely InN and GaN are not fully miscible and therefore under a given set of growth conditions and film thickness there is a fixed range of energetically favorable InGaN compositions.
  • the introduction of lattice strain and defects into the InGaN system can result in thicker InGaN layers grown at energetically unfavorable compositions tending to phase separate i.e. the material is no longer of a single composition and the In and Ga atoms will not be homogenously distributed throughout the layer.
  • the non-homogeneity in the InGaN material can result in a deterioration of the efficiency of Ill-nitride based devices.
  • a semiconductor structure may include a substrate having a first in-plane unstrained lattice constant, a first layer of semiconductor material on the substrate having a second in-plane unstrained lattice constant that is different from the first in-plane unstrained lattice constant, and a variable mismatch layer comprising a second semiconductor material disposed between the substrate and the first layer of semiconductor material.
  • the variable mismatch layer is configured to reduce stress in the first layer to below a level of stress resulting from growth of the first layer directly on the substrate.
  • the variable mismatch layer may be a layer having a strained in- plane lattice constant that substantially matches the unstrained lattice constant of the first layer.
  • U.S. Patent Application Serial No. 11/237, 164 which was filed September 27, 2005 by Krames et al. (U.S. Patent Application Publication No. 2007/0072324 Al, published March 29, 2007), discloses an engineered substrate for growing a light emitting device that includes a host substrate and a seed layer bonded to the host substrate.
  • a semiconductor structure including a light emitting layer disposed between an n-type region and a p-type region is grown on the seed layer.
  • a bonding layer may be used to bond the host substrate to the seed layer.
  • the seed layer may be thinner than a critical thickness for relaxation of strain in the semiconductor structure, such that strain in the semiconductor structure is relieved by dislocations formed in the seed layer, or by gliding between the seed layer and the bonding layer.
  • the host substrate may be separated from the semiconductor structure and seed layer by etching away the bonding layer.
  • the embodiments of the invention are concerned with the formation of substantially continuous films of semiconductor material (e.g. Ill-nitrides) which have improved material characteristics, namely a reduced density of defects / dislocation, substantially strain relaxed (i.e. reduced levels of lattice strain) and substantially free of phase separation (e.g. an InGaN material of a single composition).
  • semiconductor material e.g. Ill-nitrides
  • substantially strain relaxed i.e. reduced levels of lattice strain
  • phase separation e.g. an InGaN material of a single composition
  • embodiments of the invention involve the formation of randomly arranged and separated island like structures of semiconductor material (e.g. InGaN) having upper regions with preferred crystal characteristics, i.e. strain free, of a single composition and with a preferred defect / dislocation density.
  • semiconductor material e.g. InGaN
  • preferred crystal characteristics i.e. strain free
  • separate randomly arranged islands of high quality material are not practically useful for the formation of substrates or device structures etc., due to their random nature and small dimensions.
  • the various embodiments of the invention utilize the separate randomly arranged islands of high quality material as seed crystals for performing further growth. Further growth processes are utilized for the formation of substantially continuous layers of semiconductor materials. The island like structures are utilized as seeds crystals for further epitaxial growth processes, the various growth processes producing continuous layers of high quality semiconductor material.
  • the high quality relaxed island structures are used directly as seed crystals for further growth, without employing any further masking structures, lateral growth techniques etc.
  • Embodiments therefore continue with further growth from the island structures, wherein further growth increases the size of the islands substantially uniformly, i.e. isotropically, with somewhat uniform increase in size along all facets (e.g. in both lateral and vertical directions) until such time as the island structure coalesce to form a substantially continuous layer of semiconductor material.
  • the growth mode of the semiconductor structure upon coalescence the growth mode of the semiconductor structure can be altered to grow more preferentially in a vertical direction.
  • the surface of the high quality substantially continuous semiconductor layer produced may require smoothing to remove any residual surface roughness from the layer to enable subsequent processing, such as device formation, layer transfer etc. Smoothing of the layer can be achieved via etching, mass transport regrowth, polishing / grinding methods etc.
  • embodiment of the invention perform lateral growth (to form lateral growth regions) from the high quality semiconductor islands (e.g. InGaN) utilizing materials capable of substantial lateral growth, for example materials such as GaN (or low indium content InGaN), as methods for GaN lateral growth to form continuous layers are well known in the art.
  • high quality semiconductor islands e.g. InGaN
  • materials capable of substantial lateral growth for example materials such as GaN (or low indium content InGaN), as methods for GaN lateral growth to form continuous layers are well known in the art.
  • the thickness of the regions is maintained at or below the critical thickness, therefore the lateral growth regions are strained and maintain the in-plane lattice parameter of the high quality islands, whilst preventing the formation of additional defects / dislocation by preventing strain relaxation.
  • Method of the invention may therefore produce a template structure which comprises an upper continuous surface which has an in -plane lattice parameter substantially equal to the lattice parameter of the relaxed upper surface of the islands structures (e.g. InGaN), whilst maintaining a preferred defect / dislocation density.
  • a template structure of semiconductor material with preferred material characteristics is highly suitable for the growth of further high quality continuous semiconductor layers, for example for the growth of InGaN material with an indium content substantially similar or greater than that of the underlying InGaN island structures.
  • the embodiments of the invention provide methods for forming semiconductor structures.
  • the embodiments of the invention include forming a plurality of randomly arranged island structures with a first material composition and performing a further growth from the island structures, the composition of the further growth having a second material composition.
  • a vertical growth is performed to form a vertical growth layer, the composition of the vertical growth layer having a third material composition.
  • Further embodiments of the invention include forming the island structures by epitaxial growth on a lattice mismatched base substrate and in certain embodiments forming a masking structure on the base substrate so that the upper portions of the island structures are exposed through the masking structure.
  • the randomly arranged island structures can comprise regions which are strain relaxed and further growth can substantially originate from these strain relaxed portions of the island structures.
  • the further growth from the islands forms isotropic growth regions, in such embodiments chemical mechanical polishing of the isotropic growth regions or the resulting vertical growth regions maybe necessary.
  • the further growth from the islands forms lateral growth regions, wherein lateral growth can originate substantially from the upper surface of the island structures or substantially from the side facets of the island structures.
  • the thickness of the lateral growth regions may be maintained at or below the critical thickness of the lateral growth regions, i.e. at or below the thickness at which further defects / dislocations are formed.
  • the first, second and third material compositions may comprise Ill-nitride material and further may comprise In x Gai -x N.
  • the second material composition may comprise GaN and the first and third material compositions can be substantially equal.
  • the masking structure on the base substrate can be formed by deposition of one or more dielectric materials followed by the subsequent removal of a portion of the masking structure, such a removal process can be performed utilizing chemical mechanical polishing or reactive ion etching methods.
  • the various embodiments of the invention also include semiconductor structures formed during the processes previously outlined.
  • the semiconductor structures can comprise a plurality of randomly arranged island structures upon a lattice mismatched base substrate, a further growth region and a vertical growth layer.
  • the randomly arranged island structures can be substantially strain relaxed and further one or more dielectric masking materials can be formed to substantially cover the exposed portions of the base substrate.
  • the further growth regions in certain embodiments comprise lateral growth regions at a thickness equal to or less than the critical thickness for the on-set of strain relaxation via the formation of further defects / dislocation.
  • the further growth regions may comprise lateral growth regions which can be formed to produce a substantially continuous layer of material which is below the critical thickness for the on-set of strain relaxation via defect formation.
  • FIG. 1 A-F Schematically illustrates specific embodiments of the invention for reducing the level of strain in semiconductor structures.
  • Fig. 2 A-G Schematically illustrates farther embodiments of the invention for reducing the level of strain in semiconductor structures.
  • FIG. 3 A-E Schematically illustrates additional embodiments of the invention for reducing the level of strain in semiconductor structures.
  • FIG. 4 A-E Schematically illustrates yet further embodiments of the invention for reducing the level of strain in semiconductor structures.
  • Fig. 5 represents a typical scanning electron microscopy (SEM) image produced from semiconductor structures realized using embodiments of the invention.
  • Fig. 6 A-C represents typical cross section transmission electron microscopy (TEM) images produced from semiconductor structures realized using embodiments of the inventions.
  • the embodiments of the invention are concerned with the formation of substantially continuous films of semiconductor material which have improved material characteristics.
  • the following description commences with a brief summary of embodiments of the invention followed by a more detailed description.
  • an epitaxial layer cannot routinely be expected to be completely continuous (or completely monocrystalline, or completely of one crystal polarity, or completely of single compositional phase) across macroscopic dimensions.
  • an epitaxial layer can routinely be expected to be “substantially continuous” (or “substantially monocrystalline”, or “substantially of one crystal polarity”, or “substantially of a single compositional phase") across macroscopic dimensions where the discontinuities (or crystal domains, or crystal boundaries) present are those expected in the art for the processing conditions, the material quality sought, and so forth.
  • the term “further growth” refers to additional epitaxial material performed island structures upon the complete of formation of the island structures.
  • lateral growth refers to growth in which the growth direction is predominately in a direction parallel to a base substrate upon which growth is performed, likewise “lateral growth regions” refers to material grown in such a direction.
  • vertical growth refers to growth in which the growth direction is predominately in a direction perpendicular to a base substrate upon which growth is performed, likewise “vertical growth layer” refers to material grown in such a direction.
  • isotropic growth refers to growth which is substantially uniform in all directions, although it should be understood that differing crystal facets may promote growth at different rates.
  • critical thickness refers to a thickness at which strain is sufficient in an epitaxial layer to cause defect formation to reduce the level of strain.
  • randomly arranged refers to an arrangement which is on the whole without an identifiable pattern, i.e. without uniformity or regularity.
  • the term “lattice strain”, when used with respect to a layer of material, means strain of the crystal lattice in directions at least substantially parallel to the plane of the layer of material.
  • the term “average lattice parameter,” when used with respect to a layer of material, means the average lattice parameter in dimensions at least substantially parallel to the plane of the layer of material.
  • strain relaxed or “free of strain” refers to a crystalline material in which the lattice parameter is such that is at its equilibrium position.
  • the embodiments have applications to epitaxially growing a wide range of semiconductor materials and combinations thereof, both elemental semiconductors and compound semiconductors. For example, it can be applied to combinations of Si (silicon) and/or Ge (germanium). It can also be applied to groups II- VI and groups HI-V compound semiconductor materials. Particular applications are to growing pure or mixed nitrides of the group III metals (Ill-nitrides) (e.g. GaN, InGaN, AlGaN etc) with reduced levels of strain.
  • Ill-nitrides group III metals
  • the invention is described herein primarily in embodiments directed to growing Ill-nitrides, and particularly in embodiments directed to forming InGaN materials.
  • This descriptive focus is only for example, and it should not be taken as limiting the invention.
  • the methods of the embodiments can readily be applied to growing group III- V compound semiconductors generally, to growing compound semiconductors belonging to other groups (e.g., group II- VI), and to growing elemental and alloy semiconductors. Therefore, it is without limitation that the description herein focuses primarily on embodiments of the invention directed to Ill-nitrides and specifically to InGaN.
  • methods of the invention begin with the formation of a nucleation layer on the surface of a base substrate.
  • a plurality of island structures are formed with preferred characteristics.
  • the island structures are formed using epitaxial growth methods such that the strain produced due to the lattice mismatch between the material of the islands and that of the base substrate is rapidly relieved such that the majority of the island structures are free of strain, i.e. the structures are substantially strain relaxed.
  • the . lattice mismatch between the material of the island structures and the base substrate is relieved typically within the first few monolayers of growth and therefore the majority of the island structures are free of strain, i.e. have strain relaxed characteristics.
  • the various embodiments of the invention utilize the separate randomly arranged islands of high quality material as seed crystals for the formation of substantially continuous layers of semiconductor materials.
  • the high quality relaxed island.structures are used directly as seed crystals by continuing further growth from the island structure, thereby increasing the size of the islands substantially uniformly, i.e. isotropically, with somewhat uniform increase in size along all facets (e.g. in both lateral and vertical directions) until such time as the island structure coalesce to form a substantially continuous layer of semiconductor material.
  • the growth mode of the semiconductor layer can be altered to grow more preferentially in a vertical direction.
  • the surface of the isotropically grown material and or the high quality substantially continuous semiconductor layer produced may require smoothing to remove any residual surface roughness from the layer to enable subsequent processing, such as device formation, layer transfer etc. Smoothing of the layer can be achieved via etching, mass transport regrowth, polishing / grinding methods etc.
  • a masking material is applied to cover the island structures and the previously exposed regions of the base substrate. After formation of the masking material a planarization process is performed to reveal the upper most portions of the island like structures whilst maintaining the lower regions of the island structures covered with the masking material. Since the relaxation in the island structure takes places very rapidly during the growth process the portion of the island structures in the vicinity of the base substrate in which strain may still be present remain covered and unavailable for subsequent process stages.
  • the masking material is omitted.
  • Subsequent embodiments of the invention utilize the substantially strain relaxed island structures as nucleation sites for further growth.
  • the growth mode is carried out in a lateral mode (forming lateral growth regions), e.g. utilizing the well known process of epitaxial lateral overgrowth (ELO) and its variants.
  • a material which can be readily grown in a substantially lateral mode can be selected, as a non-limiting example gallium nitride and indium gallium nitride (with a low indium content) are both materials known to be capable of lateral growth.
  • the lateral growth material forms a lateral growth regions.
  • the material composition comprising the island structures and the lateral growth regions may be dissimilar and therefore a strain can be produced due to a possible lattice mismatch between the island structures and the lateral growth regions. Therefore, in certain embodiments the thickness of the lateral growth region is maintained at or below the critical thickness, i.e. at or below the thickness at which further defects and dislocations are introduced to relieve the strain. Therefore, in such embodiments the lattice parameter of the relaxed island structures is substantially maintained in the lateral growth regions therefore the relaxed lattice parameter of the upper portion of the island structures is inherited by the lateral growth layer.
  • Certain embodiments of the invention continue the lateral growth of lateral growth regions until the individual crystal growth fronts, originating from the substantially strain relaxed portions of the separated island structures, intercept and coalesce to form a substantially continuous lateral growth layer which in certain embodiments is at or below the critical thickness, the thickness being in part dependent on both the compositions of the lateral growth layer and the underlying island structures.
  • the lateral growth regions are produced between the islands structures themselves by lateral growth nucleation from island structure side facets, thereby producing a layer comprising island structures interposed between lateral growth regions.
  • lateral growth is nucleated directly from the side facets of the island structures, thereby preserving the high quality crystal structure of the islands in the lateral growth regions.
  • various embodiments of the invention produce an intermediate structure which comprises an upper continuous surface which has an in -plane lattice parameter substantially equal to the upper surface of the relaxed island structures, whilst maintaining a preferred defect / dislocation density.
  • Such a template structure of semiconductor material with preferred material characteristics is highly suitable for the growth of further high quality continuous layers of InGaN material (or other Ill-nitrides) with an indium content substantially similar or greater than that of the InGaN island structures.
  • the growth mode can be altered to progress in a more vertical growth mode to form a vertical growth layer which promotes the thickening of the semiconductor material to a desired thickness.
  • the composition of the vertical growth layer can be substantially similar to that of the island structures. Since the lattice parameter of the strain relaxed upper portions of the islands structures is maintained through the lateral growth regions (or layer), the strain relaxed lattice parameter is in turn inherited by the vertical growth layer therefore preventing a lattice mismatch in the vertical growth layer thereby reducing strain and the on-set of phase separation. Therefore, certain embodiments of the inventions produce a substantially continuous strain relaxed layer of the InGaN material.
  • composition of the vertical growth layer can be dissimilar to that of the island structures, for example the indium content of the vertical growth layer can be increased in comparison to the island structures.
  • the vertical growth layer can be somewhat strained, however the strain level is reduced, in comparison to the prior art, due to the strained lattice parameter of the underlying material.
  • Fig. IA illustrates intermediate structure 100 demonstrating an initial stage in embodiments of the invention.
  • Intermediate structure 100 comprises a base substrate 102 a nucleation layer (NL) 104 and a plurality of crystal nuclei 106 formed thereon.
  • the base structure can be composed of either a homogenous structure (i.e. a single material e.g. sapphire) or a heterogeneous structure (i.e. composed of multiple materials e.g. sapphire-on- silicon carbide).
  • the average lattice parameter of the base substrate is mismatched to the material grown upon it.
  • sapphire maybe employed as the base substrate and indium gallium nitride may be deposited upon the surface of the sapphire, the sapphire and the InGaN materials having different lattice parameters, e.g. different in-plane lattice parameters.
  • a plurality of nuclei 106 are formed upon base substrate 102.
  • Epitaxial growth usually begins with the spontaneous formation of minute crystallites which serve as seeds for the growth of macroscopic crystals.
  • the minute crystallites are referred to herein as "nuclei” and the processes of their formation and initial growth are referred to as "nucleation”.
  • nucleation layer refers to such surface properties whether achieved by deposition/growth of buffer layers, or by surface chemical treatments, or by other means.
  • Preferred nucleation layers promote InGaN (or other Ill-nitride) nucleation with nuclei with selected spatial density and configuration and with selected crystal properties. With respect to spatial density, these are selected in view of the subsequent application of isotropic growth and or ELO techniques.
  • ELO is known in the art to produce substantially continuous and monocrystalline layers of Ill-nitrides of better quality if there are a sufficient number of growth sites available on which ELO can be initiated, and if the available growth sites are spaced apart so that lateral overgrowth from different growth sites can coalesce into a monocrystalline layer with minimal tilt/twist in the crystal growth fronts.
  • NL 104 promotes nucleation in separate and isolated nuclei spaced apart on average a distance d between 0.1 - 100 ⁇ m and more preferably between 0.2 - 3 ⁇ m, but are otherwise randomly arranged, such as nucleation sites/nuclei 106 of intermediate structure 100 in Fig. IA.
  • the methods of the invention next grow on the base substrate InGaN island structures.
  • nucleation conditions are selected, if necessary in view of the NL, so that InGaN (or other Ill-nitride) initially grows at nuclei which have the spatial density and configuration described above.
  • the density and configuration of nuclei is such that a subsequent further growth produces the intended InGaN (or other Ill-nitride) layers (e.g. having preferred characteristics, e.g. reduced strain).
  • Fig. IB illustrates non-limiting intermediate structure 110 formed by the initially-grown InGaN on NL 104 on substrate 102.
  • Fig. 3 is a scanning electron micrograph (SEM) image which presents an actual example corresponding to Fig. IB.
  • the initial island structures have a trapezoidal-like structure 1 12 with flat upper surfaces 114.
  • the islands have grown into structures with horizontal dimensions approximately 1 - 2 times their vertical dimensions.
  • there can be relatively more vertical growth so that the islands largely appear as pillars with more of a vertical component.
  • the vertical/lateral aspect ratio can be greater e.g., approximately 2, or approximately 4.
  • the invention also includes embodiments with more pronounced lateral growth so that the vertical/lateral aspect ratio is less than 1, but still results, on average, in separated island growth.
  • Fig. IB illustrates enclosed dashed areas 116. Dashed areas 116 schematically represent the regions of the islands structures in which strain relaxation occurs, i.e. regions in which defects are formed (e.g. misfit dislocations) " to alleviate the lattice mismatch between the island structures 112 and the base substrate 102.
  • the islands structure are substantially free of strain or substantially strain relaxed.
  • the growth period is therefore controlled such that the strain due to lattice mismatch between the island structures and the base substrate is rapidly relieved, e.g. by the formation of defects such as misfit dislocations.
  • growth should not be so long that islands tend to merge and no longer remain separate and isolated.
  • growth to a vertical island height of approximately 30 nm - 1.5 ⁇ m is suitable.
  • the islands structures have a height great greater than 30 nm, whereas in other embodiments the island structures have a height greater than 150, where as in certain embodiments the island structure have a height greater than 300 nm.
  • lateral growth is enhanced by higher growing temperatures, or by an increased V/III ratio, or by a greater N 2 /H 2 ratio, or by lower pressures (less than or about 1 atm.), or by a combination thereof.
  • Vertical growth is enhanced by the converse conditions.
  • it can be advantageous to select details of NL treatment and of growing conditions in view of the strain in the InGaN islands.
  • strain properties of the initial InGaN islands can be measured by means known in the art, e.g., transmission electron microscopy, and electron and/or x-ray diffraction.
  • the growth mode of the semiconductor layer can be altered to grow more preferentially in a vertical direction.
  • the surface of the isotropically grown layer and or the high quality substantially continuous semiconductor layer produced may require smoothing to remove any residual surface roughness from the layer to enable subsequent processing, such as device formation, layer transfer etc. Smoothing of the layer can be achieved via etching, mass transport regrowth, polishing / grinding methods etc.
  • FIG. 1C schematically illustrates intermediate structure 120 which demonstrates the initial stages of further growth from island structure 112.
  • the initial position of island structure 112, prior to additional growth is designated by the dashed line 112, further growth continues in an isotropic manner, producing substantially isotropic material 122.
  • the isotropic growth may well effect defects dislocation 118 possibly resulting in the bending of such defects / dislocation. Since the material may grow in an isotropic manner, such defects / dislocation may bend in a manner detrimental to the final quality of the final substantially continuous layer of material.
  • Fig. ID schematically illustrates intermediate structure 130 which demonstrates the semiconductor structure upon the growth of further isotropic material 122" and illustrates the growth upon the coalescence of the islands structure thereby forming a substantially continuous layer of semiconductor material.
  • isotropic material 122' is epitaxially grown from isotropic material 122 of intermediate structure 120.
  • the growth of the further isotropic material results in the coalescence of islands structure 112. Since the growth may be continued in a substantial isotropic manner, the surface topography of original island structures 112 is generally maintained in the additional semiconductor material growth 122 and 122 ⁇ Since the topography is somewhat unchanged during the isotropic growth mode, grooves 134 are formed in the upper exposed surface of intermediate structure 130. Such grooves are undesirable for subsequent processing stages, whether subsequent process stages are for the formation of device structures, or transfer of portions of semiconductor material etc. Therefore subsequent processes of the embodiments of the invention are concerned with the removal of portions of the isotropic material, thereby results in a smooth substantially flat surface more suited for subsequent processes.
  • Fig. IE schematically illustrates intermediate structure 140 which demonstrates the processing of intermediate structure 130 to produce intermediate structure 140 which includes smooth upper surface 142.
  • intermediate structure 130 is processed in such a way so as to remove grooves (i.e. pits, undulations, cavities etc.) 134 from surface 136 to provide intermediate structure 140 with smooth upper surface 142.
  • the smoothing of surface 136 to produce smooth upper surface 142 can be produce by a number of methods known in the art, including wet chemical etching, plasma etching (RIE, ICP, ECR etc.), grinding, polishing etc.
  • the planarization of surface 136 to produce smooth surface 142 is performed utilized grinding / polishing methods.
  • the planarization process is produced via a chemical mechanical polishing process (CMP).
  • CMP chemical mechanical polishing process
  • Sufficient isotropic material 122 is then removed by CMP using suitably selected slurry, e.g., having selected abrasives and slurry chemistry, and using suitable polishing parameters, e.g., applied pressures and speeds.
  • the surface roughness of surface 142 may be less 5 nm, or preferably less than 2nm, or preferably less than lnm.
  • the CMP process maybe performed upon regrowth in a more vertical growth direction on the isotropically grown material.
  • defects / dislocation 118 may change their propagation direction during the embodiments of the invention resulting in such defects / dislocation 118 being present at surface 142 in detriment to the quality of surface 142.
  • Intermediate structure 140 (of Fig. IE) provides a highly suitable template structure for the growth of further Ill-nitride materials, e.g. for high quality substantially continuous strain relaxed InGaN.
  • intermediate structure 140 is utilized for the growth of InGaN with an indium composition substantially equal to that of the underlying isotropic material, whereas in alternative embodiment intermediate structure 140 is utilized for the growth of InGaN with greater indium content than that of the isotropic material.
  • Fig. IF illustrates structure 150 demonstrating the growth of a further layer on intermediate structure 140 of Fig. IE.
  • further layer 152 is grown in a more vertical mode, thereby forming a vertical growth layer, which promotes the thickening of the semiconductor material to a desired thickness.
  • the vertical growth layer is grown, as is known in the art, with a preferential vertical growth mode by variation in epitaxial growth parameters.
  • the 1 vertical growth layer in certain embodiments is smoothed upon completion via previous outlined methods utilizing CMP. Therefore, the planarization of the vertical growth layer of these embodiments can be performed prior to and / or post the epitaxial growth of the vertical growth layer.
  • defect / dislocation 118 formed during the formation of island structure is illustrated as propagating into and to the surface of vertical growth layer 152.
  • embodiments of the invention are capable of producing a continuous layer of strain relaxed, substantially single compositional phase InGaN with a preferred defect / dislocation density.
  • the thickness of the resulting layer 152 can be less . than approximately 1 ⁇ m, or to approximately 100 ⁇ m, or to approximately 500 ⁇ m, , or to approximately 1000 ⁇ m.
  • Resulting continuous vertical growth layer 152 maybe employed for the fabrication of electronic components, photovoltaic components, optic components, or optoelectronic components etc.
  • a portion or the entire continuous semiconductor layer can be transferred from intermediate structure 150 for producing free standing or composite type substrates. Transfer processes can proceed with detachment of a portion of the continuous layer and may also include bonding techniques.
  • a portion of semiconductor layer 152 can be detached from intermediate structure 150 through ion implantation and separation techniques, for example using techniques referred to as SMART-CUT®.
  • SMART-CUT® ion implantation and separation techniques
  • Such processes are described in detail in, for example, U.S. Patent No. RE39,484 to Bruel, U.S. Patent No. 6,303,468 to Aspar et al., U.S. Patent No. 6,335,258 to Aspar et al., 6,756,286 to Moriceau et al., 6,809,044 to Aspar et al., and 6,946,365 to Aspar et al., the disclosures of each of which are incorporated herein in their entirety by this reference.
  • alternative embodiments of the invention utilize the majority of the methods previously described but utilize the formation of a masking structure to mask undesirable portions of the islands structures. Therefore, nucleation of further growth from the island structures can be limited to the high quality crystal portions of the island structures. In addition, further growth from the islands structures is promoted in a more lateral direction, for example utilizing methods such as ELO.
  • Fig. 2A is equivalent to Fig. IA and illustrates intermediate structure 200 which demonstrates the formation of NL 204 on base substrate 202 and the formation of nuclei 206 with a preferred spacing d.
  • Fig. 2B is equivalent to Fig. IB and illustrates intermediate structure 210 which demonstrates the formation of InGaN islands structure 212 with preferred crystal characteristics, i.e. having an upper surface 214 with reduced lattice strain or strain relaxed.
  • the embodiment of the invention do not to cover the upper portions of the islands where the faces have reduced strain levels or relaxed strain levels and only a relatively smaller number of terminating defects and dislocations.
  • upper portions of the island structures that emerge through the masking structure can have sloping facets sufficient to promote subsequent ELO growth starting on the emergent upper portions of the islands/pillars and then extending across the mask.
  • Preferred masking materials for forming the masking structure are those on which GaN (or other Ill-nitride such as low indium content InGaN) does not readily nucleate.
  • Such materials include silicon oxides, silicon nitrides, combinations thereof, e.g., silicon oxy-nitride, and other refractory silicon-containing materials. Silicon nitrides are particularly preferred because they are more easily removed by processes such as chemical mechanical polishing (CMP) than is InGaN.
  • CMP chemical mechanical polishing
  • a combination of masking materials could also be utilized such as silicon oxide / nitride layer stack(s), such a combination of masking materials may be employed to assist in controlled removal of portions of the masking structure.
  • FIG. 2C schematically illustrates intermediate structure 230 which exemplifies embodiments for mask structure formation comprising depositing masking material to fully cover the island structures and
  • FIG. 2D illustrates intermediate structure 240 which exemplifies the subsequent removal of sufficient masking material so that the uppermost portions of the island structures emerge through the mask.
  • a masking material 232 is first formed e.g., by spin-on-glass processes or chemical vapor deposition (CVD) processes, so that the island structures are fully covered as illustrated in Fig. 2C.
  • island structures 212 on base substrate 202 have been completely covered by masking material 232.
  • the masking materials are deposited by CVD processes under real time monitoring control so that deposition can be halted when the mask has reached a preferred thickness range.
  • the substrate can be scanned by radiation capable of detecting surface features, e.g., size of surface irregularities, that provide feedback concerning the height of the InGaN pillars that remain emergent above the thickening mask.
  • Such radiation can be visible, IR or UV light, or particles (as in SEM).
  • a top portion of the masking material is removed or detached, e.g., by etching techniques such as wet chemical etching, plasma etching (reactive ion etching, inductively coupled plasma etching etc.) or by polishing techniques such as chemical-mechanical polishing (CMP), so that the final mask thickness is in a preferred range to promote subsequent epitaxial lateral overgrowth.
  • etching techniques such as wet chemical etching, plasma etching (reactive ion etching, inductively coupled plasma etching etc.) or by polishing techniques such as chemical-mechanical polishing (CMP), so that the final mask thickness is in a preferred range to promote subsequent epitaxial lateral overgrowth.
  • FIG. 2D illustrates intermediate structure 240 which comprises intermediate structure 230 after removal of a portion of masking material 232.
  • a preferred amount of masking material has been removed so that the mask layer has a thickness in the preferred range.
  • the upper faces of the island structures 214 are exposed but the majority of side facets 242, strained regions 216 and dislocations 218 of the islands structures remain covered to prevent subsequent further growth from nucleating from these regions, therefore improving subsequent crystal quality.
  • a thickness range for the height of the mask is approximately 60 - 90% of the height of the islands.
  • a preferred masking material also has characteristics that promote its more rapid removal as compared to the removal of InGaN. For example, when masking material is to be removed by CMP, it should be more easily abraded / etched than is InGaN (which is known to be relatively hard and resistant to removal by CMP).
  • silicon nitride can be deposited to fully cover the islands by a CVD process, e.g., from gaseous SiH 4 and NH 3 under conditions known in the art.
  • Sufficient masking material is then removed by CMP using suitably selected slurry, e.g., having selected abrasives and slurry chemistry, and using suitable polishing parameters, e.g., applied pressures and speeds.
  • slurry abrasives, polishing pressures, and the like are selected so that silicon nitride is removed primarily by mechanical action down to the top of the InGaN pillars, which are left relatively unaffected.
  • Slurry chemistry, pH, and the like are selected to promote the corrosion, dissolution, and dishing out of silicon nitride between the InGaN pillars so that their uppermost portions are emergent through the remaining masking material.
  • masking material detachment can be monitored in real time so that CMP can be halted after a preferred thickness range has been reached.
  • a cleaning treatment can follow CMP in order to remove residual slurry.
  • the CMP process should result in little or no roughening of the surface of the InGaN islands.
  • the abrasive action of the CMP process results in the abrasion of the InGaN surface then the layer will require a post CMP smoothing process.
  • the roughened surface can be smoothed by mass transport regrowth methods know in the art.
  • the sample is heated in an NH 3 + H 2 ambient to a temperature that promotes mass transport regrowth.
  • mass transport regrowth the high energy peaks in the material are redistributed into the valleys of the material resulting in a smoothing action and a surface more suitable for subsequent ELO.
  • the largely separated InGaN island structures may require supplementary smoothing to produce a unified pillar height.
  • the pillar height uniformity is of importance when considering subsequent processing requires the removal of masking material and the ability to stop mask removal once the Ill-nitride material has been revealed.
  • An uneven pillar height could result in inefficient mask removal and a non-ideal surface for the producing the lateral growth layer.
  • the uneven surface can be smoothed by the mass transport regrowth methods described in the previous paragraph.
  • the upper exposed portions of the InGaN island structures with preferred crystal characteristics i.e. substantially strain relaxed as well as a preferred defect / dislocation density and a single compositional phase, are utilized as seed crystals for further material growth.
  • the lateral growth regions comprises a material which is capable of growing primarily in a lateral direction, for example as a non-limiting example GaN (or low indium content InGaN) can be utilized to form the lateral growth regions and or a possible lateral growth layer.
  • GaN or low indium content InGaN
  • the laterally grown GaN regions (layer) are strained to the underlying relaxed InGaN islands structures, the lateral growth regions (layer) will maintain the lattice constant of a higher indium content InGaN.
  • embodiments of the invention utilize the relaxed upper surface of the InGaN island structures for nucleation seeds for a further growth of GaN (or low percentage indium content InGaN) lateral layer.
  • GaN is well known in the art as capable of lateral growth (see for example US Patent Nos. 6,015,979 issued January 12 th to Sugiura, 6,051,849 issued April 18 th 2000 to Davis and 6,153,010 issued November 28 th 2000 to Kiyoku)
  • a substantially continuous layer of GaN material can be produced above the separated, relaxed upper portions of the InGaN island structures.
  • the thickness of the GaN lateral growth regions and subsequent lateral growth layer can be maintained below the critical thickness for on-set of strain relaxation through the formation of defects and dislocations.
  • the relaxed InGaN strain relaxed lattice parameter of the upper portions of the island structure is substantially maintained in the GaN lateral growth layer, i.e. the in-plane lattice parameter of the GaN lateral growth regions (layer) substantially equals that of the underlying relaxed InGaN islands.
  • the defect / dislocation density of the high quality InGaN pillar upper surface is substantially maintain in the GaN lateral regions (layer).
  • templates structures which comprises an upper continuous surface which has an in-plane lattice parameter substantially equal to the underlying InGaN islands, whilst maintaining a preferred defect / dislocation density.
  • a template structure of semiconductor material with preferred material characteristics is highly suitable for the growth of further high quality InGaN material with substantially similar or increased indium content in comparison to the InGaN island structures.
  • Fig. 2E illustrates intermediate structure 250 which demonstrates the initial stages of the further growth producing lateral growth of the lateral growth regions, for example comprising GaN.
  • methods are well known in the art for controlling the extent of lateral versus vertical growth of GaN (or low indium content InGaN).
  • the growth can be initiated from upper exposed portions of the island structures 214 in a more vertical growth mode and upon obtaining a desired vertical height switched to a more lateral growth mode, alternatively a lateral growth mode can be utilized from the offset.
  • a lateral growth mode can be utilized from the offset.
  • an initial vertical growth mode may be employed to provide side facets 252 from which lateral growth can be initiated.
  • growth conditions can be selected to yield a growth mode incorporating both lateral and vertical components. Conditions suitable for obtaining vertical and lateral growth modes are known in the art.
  • Fig. 2E illustrates an early stage in the lateral growth from upper portions of island structure 214; the GaN lateral growth regions 254 originate or nucleate from upper island surfaces 214 producing lateral crystal growth fronts 252.
  • the GaN lateral growth regions deposited during the lateral growth process can be expected to inherit properties (defect density, lattice parameter) of the material on which it nucleates as previously outlined.
  • the thickness of the GaN lateral growth regions 154 d is maintained at or below the critical thickness as previously outlined.
  • Fig. 2F illustrates intermediate structure 260 wherein the lateral growth process is at the stage of coalescence of GaN lateral growth regions to form lateral growth layer 254, to form a substantially continuous film of Ill-nitride material.
  • Semiconductor growth fronts 252 (of intermediate structure 250 of Fig. IE) converge and merge to form a single coalesced film of lateral growth material (e.g. GaN, or low indium content InGaN).
  • the spatial arrangement, size and structure of the upper surfaces of InGaN islands 212 are preferably optimized such as to promote a high quality lateral growth process (as previously outlined), e.g.
  • central island 212" and right island 212" structures produce lateral growth fronts which coalesce without producing a further defect / dislocation.
  • central island 212" and left island 212 produce lateral growth fronts which coalesce to produce defect / dislocation 262 due to the non-ideal distribution and spacing of the two seeding island structures.
  • intermediate structure 260 (of Fig. 2F) provides a highly suitable template structure for the growth of further Ill-nitride materials, e.g. for high quality substantially continuous strain relaxed InGaN.
  • intermediate structure 260 is utilized for the growth of InGaN with an indium composition substantially equal to that of the underlying island structures, whereas in alternative embodiment intermediate structure 260 is utilized for the growth of InGaN with greater indium content than that of the islands structures.
  • Fig. 2G illustrates structure 270 demonstrating the growth of an additional layer on intermediate structure 260 of Fig. 2F.
  • additional layer 272 is grown in a more vertical mode, thereby forming a vertical growth layer, which promotes the thickening of the semiconductor material to a desired thickness.
  • the vertical growth layer is grown, as is known in the art, with a preferential vertical growth mode by variation in epitaxial growth parameters. It should be noted that defect / dislocation 262 formed during the coalescence of lateral growth layer 254 is illustrated as propagating into and to the surface of vertical growth layer 272.
  • the vertical growth layer in certain embodiments comprises an InGaN layer with indium content substantially equal to that of the underlying island structures. Therefore, embodiments of the invention are capable of producing a continuous layer of strain relaxed, substantially single compositional phase InGaN with a preferred defect / dislocation density.
  • the thickness of the resulting layer 272 can be less than approximately 1 ⁇ m, or to approximately 100 ⁇ m, or to approximately 500 ⁇ m, , or to approximately 1000 ⁇ m.
  • Resulting continuous vertical growth layer 272 maybe employed for the fabrication of electronic components, photovoltaic components, optic components, or optoelectronic components etc.
  • either a portion or the entire continuous semiconductor layer can be transferred from intermediate structure 270 for producing free standing or composite type substrates. Transfer processes can proceed with detachment of a portion of the continuous layer and may also include bonding techniques.
  • a portion of semiconductor layer 272 can be detached from intermediate structure 270 through ion implantation and separation techniques, for example using techniques referred to as SMART-CUT®, references for such processes have been previously outlined.
  • alternative embodiments of the invention utilize the majority of the methods previously described but with the omission of the formation of the masking structure and the associated processes required to produce such a masking structure.
  • Masking layer omission can simplify the processes of the embodiments of the invention without sacrificing the quality of the final product, i.e. high quality strain relaxed continuous semiconductor materials, e.g. InGaN.
  • Fig. 3A is equivalent to Fig. IA and illustrates intermediate structure 300 which demonstrates the formation of NL 304 on base substrate 302 and the formation of nuclei 306 with a preferred spacing d.
  • Fig. 3B is equivalent to Fig. IB and illustrates intermediate structure 310 which demonstrates the formation of InGaN islands structure 312 with preferred crystal characteristics, i.e. having an upper surface 314 with reduced lattice strain or strain relaxed.
  • Fig. 3C illustrates intermediate structure 350 demonstrating the initial stages of lateral growth utilizing for example GaN as lateral growth regions 354 producing lateral growth fronts 352.
  • the masking structure is omitted. Therefore lateral growth is initiated from upper surfaces 314 of the InGaN islands and lateral growth from island side facets 342 is inhibited.
  • Methods for controlling growth from different facets of a crystal structure are known in the art, for example facet selective nucleation of the nitrides from nano-scale features e.g. island structures have been reported in the literature (see for example Lee et al Journal of Crystal Growth, 279 289 2005).
  • FIG. 3D illustrates intermediate structure 360 which demonstrates the coalescence of the individual growth lateral fronts of lateral growth regions to form a substantially continuous lateral growth layer 354, comprising defect 362.
  • Fig. 3E illustrates structure 370 which demonstrates the addition of vertical growth layer 372 to intermediate growth structure 360 by employing a more vertical growth mode to epitaxially grow a layer of vertical growth mode material to a desired thickness.
  • the vertical layer 372 being of improved quality due to the nature of the surface of the InGaN islands and the inheritance of these properties by the lateral growth layer.
  • Resulting continuous vertical growth layer 372 maybe employed for the fabrication of electronic components, photovoltaic components, optic components, or optoelectronic components etc.
  • either a portion or the entire continuous semiconductor layer can be transferred from intermediate structure 370 for producing free standing or composite type substrates. Transfer processes can proceed with detachment of a portion of the continuous layer and may also include bonding techniques.
  • a portion of semiconductor layer 372 can be detached from intermediate structure 370 through ion implantation and separation techniques, for example using techniques referred to as SMART-CUT®, references for such processes have been previously outlined.
  • alternative embodiments of the invention utilize the majority of the methods previously described but with the omission of the formation of the masking structure and the associated processes required to produce such a masking structure.
  • lateral overgrowth nucleate extensively from the side facets of the island structure forming lateral growth regions between the island structures.
  • These alternative embodiments of the invention therefore produce an intermediate structure comprising an upper surface comprising relaxed island structures interposed between strained lateral growth regions. Consequently, a substantial portion of the upper surface of the intermediate structure possesses an in-plane lattice parameter equal to that of the upper portions of the relaxed islands.
  • Fig. 4A is equivalent to Fig. IA and illustrates intermediate structure 400 which demonstrates the formation of NL 404 on base substrate 402 and the formation of nuclei 406 with a preferred spacing d.
  • Fig. 4B is equivalent to Fig. IB and illustrates intermediate structure 410 which demonstrates the formation of InGaN islands structure 412 with preferred crystal characteristics, i.e. having an upper surface 414 with reduced lattice strain or strain relaxed.
  • FIG. 4C schematically illustrates intermediate structure 420 which exemplifies an early stage of lateral growth wherein lateral growth nucleates extensively from side facets 442 (and their equivalents) of island structures 412.
  • methods are known in the art for producing substantially more lateral growth as opposed to vertical growth from the side facets of the islands structure, as previously outlined.
  • Lateral growth regions 454 therefore originate from side facets 442 and expand laterally as the growth process continues.
  • the lateral growth material used to produce lateral growth regions 454 can be capable of growth in a more lateral mode as opposed to a vertical growth mode, such material for example comprising GaN and low indium content In x Gai -x N (e.g. x ⁇ 0.05).
  • the lateral growth regions may be grown to a thickness less than that or equal to that of the critical thickness, such that the lateral growth regions maintain the lattice parameter and strain characteristics of the island structures from which they nucleated. It would also be noted that since the lateral growth regions nucleate extensively from the surface of side facts 424 of the island structures 412 that nucleation will also initiate from regions 416, i.e. regions in which levels of strain and defects may be undesirable.
  • Fig. 4D schematically illustrates intermediate structure 430 which demonstrates the formation of lateral growth regions at the stage of complete coalescence to form a continuous film comprising island structures 412 and lateral growth regions 454.
  • Upper surface 414 of intermediate structure 430 therefore comprises the relaxed upper surface of InGaN islands 412 and lateral growth regions 454. Since the lateral growth regions nucleate from island structure 412 and are maintained at a thickness at or below the critical thickness, the lateral growth regions will inherit both the lattice parameter and the strain level of the island side facets.
  • Intermediate structure 430 therefore comprises a template structure which is highly suitable for the growth of further high quality relaxed Ill-nitride materials such as InGaN. Therefore, Fig.
  • FIG. 4E schematically illustrates intermediate structure 440 which demonstrates the growth of an additional vertical growth layer 472 from the surface 414 of intermediate structure 430.
  • the vertical growth layer can be grown to certain compositions and thicknesses as previously outlined and may be utilized for the formation of further structures or device or portions may be transferred for the fabrication of substrate structures using techniques previously outlined.
  • Fig. 5 illustrates a scanning electron microscopy (SEM) top view image
  • Fig. 6A-B illustrate transmission electron microscopy (TEM) side view images of actual examples of InGaN islands structures formed on base substrates utilizing embodiments of the invention previously outlined.
  • island structures 612, 612' and 612" (of Fig. 6A), corresponding to intermediate structure 110 in Fig. IB.
  • the island structures of Figs. 5 and 6A-B have been produced by the following means.
  • a sapphire substrate Prior to deposition of the InGaN island structures a sapphire substrate is heated within a MOVPE reactor to a temperature of between 600-900 0 C, in certain embodiments the temperature is maintain at 750 0 C whilst ammonia is introduced to the reaction chamber for 3-5 mins to enable the nitridation of the sapphire surface.
  • the MOVPE reactor temperature is raised to between 800 °C to 1000 0 C; in preferred embodiments the temperature is maintained at 860 0 C during the growth of the isolated InGaN features.
  • Fig. 5 illustrates that the islands structures are positioned more or less randomly with a maximum approximately spacing of 250 nm.
  • the island structures, or small groups thereof, are separated and isolated.
  • Island 512 of Fig. 5 illustrates an example of an isolated randomly arranged island structure, in addition base substrate 502 (a sapphire substrate in this example) is clearly visible illustrating the boundary between island structures. Although most islands structures are individual separated and isolated, a small number have grown together into groups of 2-3 pillars/islands, e.g., group 505.
  • Fig. 6A illustrates a cross section image produced by high resolution transmission electron microscopy (HR-TEM) of another example of a preferred base substrate 602 with a plurality of InGaN island structures 612, 612 ⁇ 612" and 612" ⁇ which have been produced as described above.
  • island-like features 612, 612" and 612"" have a greater horizontal dimension compared to the vertical dimensions and are comparable to the island like features 112 and 112" of intermediate structure 110 in Fig. IB.
  • island-like feature 612 ⁇ (Fig. 4A) has approximately equal horizontal and vertical dimensions and is comparable to island like feature 112' in Fig. IB.
  • the island structures are separated spatially with spacing highly suitable for subsequent lateral growth processes.
  • the island structures have approximately equal heights, in this example, on the order of 30 nm. Certain features have an approximately rectangular cross- section and can be considered more pillar-like. Certain other features have an approximately triangular cross-section and can be considered more pyramid-like. And further features have one or more sloping horizontal facets and can be considered as truncated pyramids or as columns with pyramidal tops.
  • Fig. 6B illustrates a further high resolution HR-TEM image illustrating the initial stages of growth of the InGaN island structures.
  • Region 605 corresponds to the base substrate, in this example consisting of a sapphire substrate.
  • the HR-TEM image clearly shows the well ordered crystalline structure of the sapphire substrate as observed by the ordered periodicity of the atomic structure.
  • region 607 above the base sapphire substrate, i.e. at initial stages of the InGaN island growth the periodicity of the crystalline structure is somewhat disordered, for example due to the formation of defects, such as misfit dislocation, due to the lattice mismatch between the base substrate and the islands structures, i.e. between the sapphire and the InGaN island structures.
  • region 609 Above somewhat disordered InGaN region 607, is situated region 609 where again the well ordered periodicity is again observed indicating a return to a more order crystalline structures. Further analysis of region 609 indicates that the InGaN material is composed of Ino.isGao. 82 N with a relaxed lattice parameter, indicating that the InGaN material ' of region 609 is suitable for subsequent lateral growth and continuous strain relaxed semiconductor film formation.
  • Fig. 6C illustrates yet a further HR-TEM image illustrating the formation of a substantially continuous layer of strain-relaxed InGaN material produce through embodiments of the invention similar to those schematically illustrated in Figs. 1 A-F.
  • Base substrate 602 is clearly visible and, as in the previous examples, comprises a sapphire material.
  • a continuous layer of strain-relaxed InGaN material 652 produced via the methods of initiating further growth from InGaN island structures 612 of Fig. 6A.
  • the further growth is produce via substantially isotropic further growth from the island structures to produce a continuous layer with an approximate thickness of about 850 nm.
  • the surface of the strain-relaxed InGaN layer 636 comprises grooved regions 634 where the topography of the initial islands structures from which the layer was seeded has been maintained.
  • surface 636 may require planarization, for example utilizing methods such as chemical mechanical polishing.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Recrystallisation Techniques (AREA)
  • Photovoltaic Devices (AREA)
  • Chemical Vapour Deposition (AREA)
EP09785805A 2009-02-05 2009-01-05 Epitaxialverfahren und strukturen zur bildung von halbleitermaterialien Withdrawn EP2412006A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/IB2009/000228 WO2010089623A1 (en) 2009-02-05 2009-02-05 Epitaxial methods and structures for forming semiconductor materials

Publications (1)

Publication Number Publication Date
EP2412006A1 true EP2412006A1 (de) 2012-02-01

Family

ID=40934205

Family Applications (1)

Application Number Title Priority Date Filing Date
EP09785805A Withdrawn EP2412006A1 (de) 2009-02-05 2009-01-05 Epitaxialverfahren und strukturen zur bildung von halbleitermaterialien

Country Status (6)

Country Link
EP (1) EP2412006A1 (de)
JP (1) JP2012517114A (de)
KR (1) KR20110102501A (de)
CN (1) CN102308369A (de)
SG (1) SG173524A1 (de)
WO (1) WO2010089623A1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2837763A1 (de) 2013-08-15 2015-02-18 Hettich-Heinze GmbH & Co. KG Schiebetürbeschlag und Möbel

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2968678B1 (fr) * 2010-12-08 2015-11-20 Soitec Silicon On Insulator Procédés pour former des matériaux a base de nitrure du groupe iii et structures formées par ces procédés
FR2988904B1 (fr) * 2012-04-02 2015-01-16 Commissariat Energie Atomique Structure semiconductrice optoelectronique a nanofils et procede de fabrication d'une telle structure
FR2992466A1 (fr) 2012-06-22 2013-12-27 Soitec Silicon On Insulator Procede de realisation de contact pour led et structure resultante
JP6697909B2 (ja) * 2016-03-15 2020-05-27 エイブリック株式会社 半導体装置とその製造方法
JP6663259B2 (ja) * 2016-03-15 2020-03-11 エイブリック株式会社 半導体装置とその製造方法
CN111864020A (zh) * 2020-07-24 2020-10-30 武汉大学 一种InGaN图形衬底模板及其制备方法和在红光Micro-LED芯片中的应用
TW202341251A (zh) * 2022-01-27 2023-10-16 日商京瓷股份有限公司 半導體基板之製造方法及製造裝置、以及控制裝置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009015350A1 (en) * 2007-07-26 2009-01-29 S.O.I.Tec Silicon On Insulator Technologies Epitaxial methods and templates grown by the methods

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7118929B2 (en) * 2000-07-07 2006-10-10 Lumilog Process for producing an epitaxial layer of gallium nitride
JP3758390B2 (ja) * 1998-12-14 2006-03-22 パイオニア株式会社 窒化物半導体発光素子及びその製造方法
TW518767B (en) * 2000-03-31 2003-01-21 Toyoda Gosei Kk Production method of III nitride compound semiconductor and III nitride compound semiconductor element
KR100471096B1 (ko) * 2004-04-26 2005-03-14 (주)에피플러스 금속 아일랜드를 이용한 반도체 에피택시층 제조방법
JP3956637B2 (ja) * 2001-04-12 2007-08-08 ソニー株式会社 窒化物半導体の結晶成長方法及び半導体素子の形成方法
TW561526B (en) * 2001-12-21 2003-11-11 Aixtron Ag Method for depositing III-V semiconductor layers on a non-III-V substrate
JP2004363500A (ja) * 2003-06-06 2004-12-24 Satoru Tanaka 窒化物系化合物半導体の製造方法および窒化物系化合物半導体
JP2005057224A (ja) * 2003-08-05 2005-03-03 Toshiaki Sakaida 窒化物系化合物半導体の製造方法
US7491626B2 (en) * 2005-06-20 2009-02-17 Sensor Electronic Technology, Inc. Layer growth using metal film and/or islands

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009015350A1 (en) * 2007-07-26 2009-01-29 S.O.I.Tec Silicon On Insulator Technologies Epitaxial methods and templates grown by the methods

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2010089623A1 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2837763A1 (de) 2013-08-15 2015-02-18 Hettich-Heinze GmbH & Co. KG Schiebetürbeschlag und Möbel
DE102013108848A1 (de) 2013-08-15 2015-02-19 Hettich-Heinze Gmbh & Co. Kg Schiebetürbeschlag und Möbel

Also Published As

Publication number Publication date
WO2010089623A1 (en) 2010-08-12
CN102308369A (zh) 2012-01-04
JP2012517114A (ja) 2012-07-26
SG173524A1 (en) 2011-09-29
KR20110102501A (ko) 2011-09-16

Similar Documents

Publication Publication Date Title
US20100187568A1 (en) Epitaxial methods and structures for forming semiconductor materials
KR101374090B1 (ko) 에피택시 방법들과 그 방법들에 의하여 성장된 템플릿들
WO2010089623A1 (en) Epitaxial methods and structures for forming semiconductor materials
KR101355593B1 (ko) 개선된 에피택시 재료들의 제조 방법
US10896818B2 (en) Stacking fault-free semipolar and nonpolar GaN grown on foreign substrates by eliminating the nitrogen polar facets during the growth
KR100994643B1 (ko) 구형 볼을 이용한 화합물 반도체 기판의 제조 방법과 이를 이용한 화합물 반도체 기판 및 화합물 반도체 소자
WO2015160909A1 (en) Method of obtaining planar semipolar gallium nitride surfaces
WO2017134708A1 (ja) エピタキシャル基板
US10283356B2 (en) Semiconductor wafer comprising a monocrystalline group-IIIA nitride layer
US10892159B2 (en) Semipolar or nonpolar group III-nitride substrates
US20150079769A1 (en) Semiconductor device and method of manufacturing the same
US20210175077A1 (en) Semipolar or nonpolar group iii-nitride substrates
JP2017139253A (ja) エピタキシャル基板の製造方法
Li et al. Metalorganic chemical vapour deposition (MOCVD) growth of GaN on foundry compatible 200 mm Si
Dadgar New technology approaches
LI MOCVD GROWTH OF GAN ON 200MM SI AND ADDRESSING FOUNDRY COMPATIBILITY ISSUES

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20110728

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

DAX Request for extension of the european patent (deleted)
RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SOITEC

17Q First examination report despatched

Effective date: 20130529

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20131009