EP2365653B1 - Détection de modèle Markov caché pour ondes de formes à dispersion spectrale - Google Patents

Détection de modèle Markov caché pour ondes de formes à dispersion spectrale Download PDF

Info

Publication number
EP2365653B1
EP2365653B1 EP11001222.6A EP11001222A EP2365653B1 EP 2365653 B1 EP2365653 B1 EP 2365653B1 EP 11001222 A EP11001222 A EP 11001222A EP 2365653 B1 EP2365653 B1 EP 2365653B1
Authority
EP
European Patent Office
Prior art keywords
chaotic
sequence
observation
transmitter
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP11001222.6A
Other languages
German (de)
English (en)
Other versions
EP2365653A3 (fr
EP2365653A2 (fr
Inventor
Alan J. Michaels
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harris Corp
Original Assignee
Harris Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harris Corp filed Critical Harris Corp
Publication of EP2365653A2 publication Critical patent/EP2365653A2/fr
Publication of EP2365653A3 publication Critical patent/EP2365653A3/fr
Application granted granted Critical
Publication of EP2365653B1 publication Critical patent/EP2365653B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J13/00Code division multiplex systems
    • H04J13/0007Code type
    • H04J13/0018Chaotic
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J13/00Code division multiplex systems
    • H04J13/10Code generation

Definitions

  • the invention concerns communications systems. More particularly, the invention concerns communications systems having a plurality of transmitted waveforms which communicate with corresponding receivers using spread spectrum waveforms.
  • PRNG Pseudorandom number generators
  • PRNG Pseudorandom number generators
  • PRNG generally utilize digital logic or a digital computer and one or more algorithms to generate a sequence of pseudorandom numbers. While the output of conventional PRNG may approximate some of the properties of random numbers, they are not truly random. For example, the output of a PRNG has cyclo-stationary features that can be identified by analytical processes.
  • Chaotic systems can generally be thought of as systems which vary unpredictably unless all of its properties are known. When measured or observed, chaotic systems do not reveal any discernible regularity or order. Chaotic systems are distinguished by a sensitive dependence on a set of initial conditions and by having an evolution through time and space that appears to be quite random. However, despite its "random" appearance, chaos is a deterministic evolution.
  • chaotic signals are extracted from chaotic systems and have random-like, non-periodic properties that are generated deterministically and are distinguishable from pseudo-random signals generated using conventional PRNG devices.
  • a chaotic sequence is one in which the sequence is empirically indistinguishable from true randomness absent some knowledge regarding the algorithm which is generating the chaos.
  • the transmitter and receiver in coherent chaos based communication systems are synchronized by exchanging state information over a data link.
  • Such a synchronization process offers diminishing return because state information must be exchanged more often between the transmitter and the receiver to obtain a high data rate. This high data rate results in a faster relative drift. In effect, state information must be exchanged at an increased rate between the transmitter and receiver to counteract the faster relative drift.
  • some analog chaotic communications systems employ a relatively efficient synchronization process, these chaotic communications systems still suffer from low throughput.
  • non-coherent waveform means that the receiver is not required to reproduce any synchronized copy of the chaotic signals that have been generated in the transmitter.
  • communications using a coherent waveform means that the receiver is required to reproduce a synchronized copy of the chaotic signals that have been generated in the transmitter.
  • Document XP011065006 discusses principles of chaotic digital communications using correlator receivers, modulation schemes and statistical analysis using one and two chaotic basis functions, as well as coherent and applied to chaotic digital modulation schemes.
  • a differentially coherent correlation receiver where if the recovery of the chaotic basis functions is not possible, demodulation is performed using special structure consisting of a piece of chaotic waveform followed by a noninverted or inverted copy of itself.
  • the differentially coherent demodulator makes decision by evaluating the correlation between the reference and information bearing chips.
  • Document XP011012427 discloses a multilevel chaos-based communication scheme called quadrature chaos shift keying (QCSK). It further discloses differential chaos shift keying (DCSK) scheme where two chaotic sample functions are sent for each symbol period, corresponding to one bit of information. The first function is used as a reference, while the second represents the information-bearing part of the signal. On the receiver side one observes a noisy version of the transmitted signal. The digital information is extracted by means of differentially coherent demodulation. Namely, at the receiver the correlation between the two received chaotic functions is computed. The output of the correlator is then sampled according to the symbol and a decision on the received symbol is taken.
  • QCSK quadrature chaos shift keying
  • DCSK differential chaos shift keying
  • a first step of QCSK is the generation of a (chaotic) signal orthogonal to a given chaotic reference signal in a specified time interval. Further, QCSK demodulation is disclosed, where the QCSK signal can be demodulated by using differentially coherent detection. The noise performance of a digital communication scheme is determined by the probability distribution of the observation variables.
  • the present invention concerns implementing communication systems and methods for processing a data signal in a communications system.
  • the methods generally involve generating a first chaotic sequence at a transmitter of a first communication device to be employed as a statistically orthogonal chaotic spreading signal.
  • the phrase "statistically orthogonal”, as used here, refers to a statistical expectation of zero correlation between a plurality of signals or sequences used as communications waveform basis functions.
  • First basis function algorithms are performed using the first chaotic sequence to generate first statistically orthogonal chaotic sequences.
  • Each of the first basis function algorithms can include, but is not limited to, a bijective function, a rotation algorithm, a scrambling algorithm, an XOR algorithm, an encryption algorithm, a uniform statistics preserving transformation, a statistical shaping transformation, a time-delayed statistical shaping transformation, and a fractal evolution statistical shaping transformation.
  • At least one sequence is selected from the first statistically orthogonal chaotic sequences for combining with a first data signal. More particularly, the sequence is selected from the first statistically orthogonal chaotic sequences based on at least one bit value of symbol formatted data contained in the first data signal. The selected sequence is combined with a second data signal to obtain a modulated chaotic communication signal. The modulated chaotic communication signal is transmitted to a receiver of a second communication device, where it is processed to obtain data therefrom.
  • a second chaotic sequence is generated which is a time synchronized replica of the first chaotic sequence generated at the transmitter.
  • Second basis function algorithms are performed using the second chaotic sequence to generate at least two second statistically orthogonal chaotic sequences.
  • Each of the second basis function algorithms can include, but is not limited to, a bijective function, a rotation algorithm, a scrambling algorithm, an XOR algorithm, an encryption algorithm, a uniform statistics preserving transformation, a statistical shaping transformation, a time-delayed statistical shaping transformation, and a fractal evolution statistical shaping transformation.
  • Each of the second statistically orthogonal chaotic sequences is a time synchronized replica of a respective one of the possible selections of the first statistically orthogonal chaotic sequences generated at the transmitter.
  • the received modulated chaotic communication signal is then combined with each of the second statistically orthogonal chaotic sequences to generate at least two observation signals.
  • Each observation signal includes a plurality of observation symbols.
  • a plurality of correlation values are determined for the possible transmitted data symbols.
  • each correlation value is associated with a respective one of the possible transmitted basis functions corresponding to the number of possible data symbols.
  • Each correlation value is defined by at least a magnitude and a phase of the respective one of the possible transmitted data symbols.
  • a series of first correlation values is selected from the plurality of correlation values.
  • a largest correlation value is then identified from the series of first correlation values.
  • a deterministic process is performed using the largest correlation value to determine if a series of observations associated therewith represents a data symbol of the first data signal.
  • the deterministic process can include, but is not limited to, a Hidden Markov Model deterministic process, a decision tree based deterministic process, and a fractal evolution based deterministic process.
  • the observation symbol is demodulated. If the observation symbol associated with the largest correlation is not determined to represent a symbol of the first data signal, then a correlation window can be adjusted to increase the series length of the observations associated with the largest correlation value. Also, the deterministic process can be adjusted or trained in accordance with results of a comparison of the observations at pre-defmed observation periods to an a priori known sequence of data symbols from the first data signal.
  • FIG. 1 is a block diagram of a coherent chaotic spread-spectrum communication system that is useful for understanding the present invention.
  • FIG. 2 is a block diagram of a first exemplary embodiment of a transmitter that is useful for understanding the present invention.
  • FIG. 3 is a block diagram of a second exemplary embodiment of a transmitter that is useful for understanding the present invention.
  • FIG. 4A is a block diagram of a first embodiment of a receiver that is useful for understanding the present invention.
  • FIG. 4B is a block diagram of a basis function sequence processor shown in FIG. 4A .
  • FIG. 5 is a more detailed block diagram of an exemplary Hidden Markov Model detector shown in FIG. 4A that is useful for understanding the present invention.
  • FIG. 6 is a block diagram of a second embodiment of a receiver that is useful for understanding the present invention.
  • FIGS. 7A-7B collectively provide a flow diagram of a method for processing a data signal in a communication system that is useful for understanding the present invention.
  • FIG. 8 is a block diagram of a conceptual chaos generator as used in FIGS. 2-6 that is useful for understanding the present invention.
  • FIG. 9 is a flow diagram of a method for generating a chaotic sequence that is useful for understanding the present invention.
  • FIG. 10 is a block diagram of the chaos generator of FIGS. 2-6 that is useful for understanding the present invention.
  • the coherent chaotic spread-spectrum communications system includes a receiver that utilizes a Hidden Markov Model (HMM) based technique for determining which observations from a plurality of observation signals best represents symbols of the data signal that was transmitted from a transmitter.
  • HMM Hidden Markov Model
  • the HMM based technique employed by the receiver of the present invention is particularly useful in power constrained platforms (e.g., SATCOM tags) devices that emit short bursts, and cellular phones.
  • power constrained platforms e.g., SATCOM tags
  • the HMM based technique provides a power advantage to low Size, Weight and Power (SWaP) applications. Also, embodiments of the novel HMM based approach presented provides an adaptive length HMM training capability for recovering sections of data from packetized data bursts that would remain lost in a fixed length HMM approach.
  • SWaP Size, Weight and Power
  • the transmitter of the coherent chaotic spread-spectrum communications system can simultaneously encode a data signal in both the symbol phase/amplitude modulation and in the selection of a spreading sequence that is to be used to spread the data signal.
  • the transmitter of the coherent chaotic spread-spectrum communications system can advantageously transmit a more compact data transmission as compared to data transmission from conventional spread spectrum communication systems.
  • the compact data transmission occurs without an increase in energy per symbol as compared to the energy per symbol of a conventional data transmission.
  • the receiver of the coherent chaotic spread-spectrum communications system acts as a parallel set of matched filter receivers.
  • Each of the matched filter receivers de-spreads a received signal using a time synchronized replica of a respective spreading sequence generated at the transmitter.
  • the results of the de-spread operations are referred to as observation signals.
  • Each of the observation signals includes a plurality of observations. Thereafter, the receiver processes the observations to determine correlations values therefore.
  • a plurality of the correlation values is selected.
  • Each selected correlation value is associated with a particular observations (e.g., a first, second, third or fourth) of a respective observation signal. The selected correlation values are compared against each other to determine which correlation value is the largest thereof.
  • the largest correlation value is then used in a deterministic process to determine if the observation associated therewith represents a data symbol of the signal transmitted from the transmitter.
  • the correlation values are compared against each other to determine an ordering or probability of occurrence.
  • the ordering or probability of occurrence is then used in a deterministic process to determine the most likely series of data symbols transmitted from the transmitter associated with a series of observations. If the observation associated with the largest correlation value is determined to represent a data symbol associated with the signal transmitted from the transmitter, then it is further processed for demodulating the same.
  • the demodulated symbol can be converted into text, sound, pictures, navigational-position information, and/or any other type of useful payload information that can be communicated.
  • FIG. 1 there is provided a coherent chaotic spread-spectrum communication system 100 that is useful for understanding the present invention.
  • the communication system 100 implements method embodiments of the present invention. Such method embodiments will be described below in relation to FIG. 7 .
  • the coherent chaotic spread-spectrum communication system 100 is comprised of a transmitter 102 and a receiver 104.
  • the transmitter 102 is configured to generate an amplitude-and-time-discrete baseband signal and to spread the amplitude-and-time-discrete baseband signal over a wide intermediate frequency band.
  • This spreading consists of multiplying the amplitude-and-time-discrete baseband signal by at least one digital chaotic sequence selected from a plurality of digital chaotic sequences.
  • the product of the arithmetic operation(s) is(are) referred to as a digital chaotic signal(s).
  • the transmitter 102 is also configured to process the digital chaotic signal(s) to place the same in a proper analog form(s) suitable for transmission over a communications link.
  • the transmitter 102 is further configured to communicate analog chaotic signals to the receiver 104 via a communications link.
  • the transmitter 102 will be described below in more detail in relation to FIGS. 2-3 .
  • the receiver 104 is configured to receive transmitted chaotic spread spectrum signals from the transmitter 102.
  • the receiver 104 is also configured to down convert, digitize, and de-spread a transmitted chaotic spread spectrum signal by correlating it with time-synchronized replicas of the possible chaotic sequences generated at the transmitter 102.
  • the chaotic sequences are time synchronized to the transmitted chaotic spread spectrum signal, i.e., a sampling rate of each of the chaotic sequences is the same as a sampling rate of the transmitted analog chaotic signal and is synchronized with a clock (not shown) of the transmitter 102.
  • the outputs of the arithmetic operations that despreads the received signal are referred to as observation signals.
  • the receiver 104 processes the observation signals to determine correlations values therefore.
  • the receiver 104 compares the correlation values against each other to determine which correlation value is the largest thereof.
  • the largest correlation value is then used in a deterministic process to determine if the observation signal associated therewith represents the signal transmitted from the transmitter 102.
  • the correlation values are compared against each other to determine an ordering or probability of occurrence.
  • the ordering or probability of occurrence is then used in a deterministic process to determine the most likely series of data symbols transmitted from the transmitter associated with a series of observations. If the observation signal associated with the largest correlation value is determined to represent a data symbol transmitted from the transmitter 102, then it is further processed for obtaining data contained therein.
  • the length of the observation signal considered may be expanded to a larger series of observations.
  • the data can be converted into text, sound, pictures, navigational-position information, and/or any other type of useful payload information that can be communicated.
  • the receiver 104 is described in more detail below in relation to FIG. 4A-6 .
  • the transmitter 102 is comprised of a data source 202, a source encoder 204 and a symbol formatter 206, an Acquisition Data Generator (ADG) 208, a transmitter controller 210, a Precision Real Time Reference (PRTR) clock 212, a multiplexer 214, a channel encoder 216 and a digital complex multiplier 224.
  • ADG Acquisition Data Generator
  • PRTR Precision Real Time Reference
  • the transmitter 102 is also comprised of a chaos generator 218, a Real Uniform statistics to Quadrature Gaussian statistics mapper device (RUQG) 220, a Sample Rate Matching Filter (SRMF) 222, an interpolator 226, a digital Local Oscillator (LO) 230, a Real Part of a Complex Multiplier (RPCM) 228, a Digital-to-Analog Converter (DAC) 232, an anti-image filter 234, an Intermediate Frequency to Radio Frequency (IF-to-RF) conversion device 236 and an antenna element 238.
  • the transmitter 102 is further comprised of a plurality of sequence generators 240, 242, ..., 244 and a sequence selector 246. Although three (3) sequence generators 240, 242, ..., 244 are shown in FIG. 2 , embodiments of the present invention are not limited in this regard.
  • the transmitter 102 can include two or more sequence generators.
  • the data source 202 is configured to receive bits of data from an external data source (not shown in FIG. 2 ).
  • the data source 202 is an interface configured for receiving an input signal containing data from an external device (not shown in FIG. 2 ).
  • the data source 202 is further configured to supply bits of data to the source encoder 204 at a particular data transfer rate.
  • the source encoder 204 can be configured to encode the data received from the external device (not shown in FIG. 2 ) using a forward error correction coding scheme.
  • the bits of data received at or generated by the source encoder 204 represent any type of information that may be of interest to a user.
  • the data can be used to represent text, telemetry, audio or video data.
  • the source encoder 204 is further configured to supply bits of data to the symbol formatter 206 at a particular data transfer rate.
  • the symbol formatter 206 is configured to process bits of data for forming channel encoded symbols.
  • the source encoded symbols are phase shift keyed (PSK) encoded.
  • the symbol formatter 206 can be further configured to communicate non-differentially encoded PSK symbols and/or differentially encoded PSK symbols to the multiplexer 214 and the sequence selector 246.
  • the symbol formatter 206 can also be configured to format data symbols representative of any amplitude-and-time-discrete modulation type. Embodiments of the present invention are not limited in this regard.
  • the symbol formatter 206 is functionally similar to a serial in/parallel out shift register where the number of parallel bits out is equal to log base two (log 2 ) of the order of the channel encoder 216.
  • the ADG 208 is configured for generating a "known data preamble" that can be used to enable initial synchronization of a chaotic sequence generated in the transmitter 102 and the receiver (e.g., the receiver 104 of FIG. 1 ).
  • the duration of this "known data preamble" is determined by an amount required by the receiver (e.g., the receiver 104 of FIG. 1 ) to synchronize with the transmitter 102 under known worst case channel conditions.
  • the "known data preamble” is a repetition of the same known symbol.
  • the "known data preamble” is a series of known symbols.
  • the ADG 208 can be further configured to communicate the "known data preamble" to the multiplexer 214.
  • the multiplexer 214 is configured to receive the binary word to be modulated by the channel encoder from the symbol formatter 206.
  • the multiplexer 214 is also configured to receive a "known data preamble" from the ADG 208.
  • the multiplexer 214 is coupled to the transmitter controller 210.
  • the transmitter controller 210 is configured to control the multiplexer 214 so that the multiplexer 214 (a) routes the "known data preamble" to the channel encoder 216 at the time of a new transmission and (b) routes the data symbols to the channel encoder 216 after a preamble period has expired.
  • a communication of the data symbols to the channel encoder 216 is delayed by a time defined by the length of the "known data preamble.”
  • the time delay allows all of a "known data preamble" to be fully communicated to the channel encoder 216 prior to communication of the data symbols.
  • the channel encoder 216 is configured to perform actions for representing the "known data preamble" and the data symbols in the form of a modulated amplitude-and-time-discrete digital (MATDD) signal.
  • the MATDD signal is defined by digital words which represent baseband modulated symbols comprised of bits of data each having a one (1) value or a zero (0) value.
  • Methods for representing digital symbols as a MATDD signal are well known to persons having ordinary skill in the art. Thus, such methods will not be described herein. However, it should be appreciated that the channel encoder 216 can employ any such method.
  • the channel encoder 216 can be selected as a digital baseband modulator employing quadrature phase shift keying (QPSK).
  • QPSK quadrature phase shift keying
  • the output of the QPSK modulator will include an in-phase (“I”) data and quadrature phase (“Q”) data.
  • I and Q data is communicated from the channel encoder 216 to the digital complex multiplier 224.
  • Embodiments of the present invention are not limited in this regard.
  • a sample rate matching device (not shown in FIG. 2 ) is provided between the channel encoder 216 and the digital complex multiplier 224.
  • the sample rate matching device (not shown in FIG. 2 ) performs a sample rate increase on the MATDD signal so that a sample rate of the MATDD signal is the same as a digital chaotic sequence communicated to the digital complex multiplier 224.
  • Embodiments of the present invention are not limited in this regard.
  • the digital complex multiplier 224 performs a complex multiplication in the digital domain.
  • the MATDD signal is multiplied by a digital representation of a chaotic sequence selected from a plurality of statistically orthogonal chaotic sequences.
  • the plurality of statistically orthogonal chaotic sequences is generated by the sequence generators 240, 242, ..., 244.
  • Complex multiplier 224 is also configured to communicate its output to interpolator 226.
  • Each of the sequence generators 240, 242, ..., 244 is configured to process a chaotic sequence received from the chaos generator 218 so as to generate a selection of statistically orthogonal chaotic sequences.
  • Each of the sequence generators 240, 242, 244 is configured to communicate these statistically orthogonal chaotic sequences to sequence selector 246.
  • each of the sequence generators 240, 242, ..., 244 utilizes a deterministic algorithm configured to preserve the uniform statistics of the chaotic sequence generated at the chaos generator 218 yet ensures that the respective outputs are statistically orthogonal. In this fashion, each of the sequence generators 240, 242, 244 produces a selection of statistically orthogonal communications basis functions.
  • the basis function algorithms include, but are not limited to, a bijective function, a rotation algorithm in which the bits of a bit word are reorganized (e.g., the first "d" bits become the last "d" bits of the bit word), a scrambling algorithm in which the bits of a bit word are scrambled, an XOR algorithm in which the bits of the bit word are XOR'ed with a known value, and an encryption algorithm (e.g., a Galois extension field multiplication algorithm).
  • the basis function algorithms can also include, but are not limited to, uniform statistics preserving transformations, statistical shaping transformations, time-delayed statistical shaping transformations, and fractal evolution statistical shaping transformations.
  • the chaotic sequence is selected by the sequence selector 246 from the plurality of statistically orthogonal chaotic sequences generated by the sequence generators 240, 242, ..., 244.
  • This chaotic sequence selection is made utilizing symbol formatted data received from the symbol formatter 206. For example, if the transmitter 102 includes only two (2) sequence generators 240, 242, then a chaotic sequence is selected from a first statistically orthogonal chaotic sequence generated at the sequence generator 240 and a second statistically orthogonal chaotic sequence generated at the sequence generator 242.
  • This chaotic sequence selection is made based on a value of a single bit received from the symbol formatter 206. More particularly, the first statistically orthogonal chaotic sequence is selected if the value of the bit received from the symbol formatter 206 is zero (0). Alternatively, the second statistically orthogonal chaotic sequence is selected if the value of the bit received from the symbol formatter 206 is one (1).
  • Embodiments of the present invention are not limited in this regard.
  • One or more bits of the symbol formatted data can be utilized by the sequence selector 246 for selecting a chaotic sequence from a plurality of statistically orthogonal chaotic sequences.
  • the number of bits of the symbol formatted data depends on the number of sequence generators 240, 242, ..., 244 employed by the transmitter 102 and the number of chaotic sequences to be selected by the sequence selector 246.
  • D can be defined by the following mathematical equation (2).
  • D B ! / A ! B - A !
  • B represents the number of sequence generators 240, 242, ..., 244 employed by the transmitter 102.
  • A represents the number of chaotic sequences to be selected by the sequence selector 246 from a plurality of statistically orthogonal chaotic sequences generated by the "B” sequence generators 240, 242, ..., 244. As such, the number of possible selections by sequence selector 246 is equal to the combinatorial choice of "A" distinct elements from a size "B".
  • the combinatorial selection values "D" need not be powers of two (2).
  • a sequence of such formatted symbols may be prepared by the symbol formatter 206 such that an integer number of data bits are converted into a non-binary number base.
  • the symbol formatter 206 output may be presented in a mixed-radix format, with conversion to and from an unweighted number system at the transmitter and receiver.
  • the sequence selector 246 communicates the selected chaotic sequence to the RUQG 220.
  • the RUQG 220 statistically transforms the selected chaotic sequence into a transformed digital chaotic sequence with pre-determined statistical properties.
  • the transformed digital chaotic sequence can have a characteristic form including combinations of real, complex, or quadrature, being of different word widths, and having different statistical distributions.
  • the RUQG 220 can take in two (2) uniformly distributed real inputs from the sequence selector 246 and convert those via a complex-valued bivariate Gaussian transformation to a quadrature output having statistical characteristics of a Gaussian distribution. Such conversions are well understood by those having ordinary skill in the art, and therefore will not be described herein.
  • the RUQG 220 is further configured to communicate transformed chaotic sequences to the SRMF 222. If the channel encoder 216 is configured to yield a complex output representation of a data signal, then the transformed chaotic sequence includes an in-phase ("I") data portion and quadrature phase (“Q") data portion. In this scenario, the "I" and "Q" data portions of the transformed chaotic sequence are communicated from the RUQG 220 to the SRMF 222 as shown in FIG. 2 .
  • Embodiments of the present invention are not limited in this regard.
  • the RUQG 220 statistically transforms a selected chaotic sequence into a quadrature Gaussian form thereof.
  • This statistical transformation is achieved via a nonlinear processor that combines lookup tables and embedded computational logic to implement the conversion of two (2) independent uniformly distributed random variables into a quadrature pair of standard normal Gaussian distributed variables.
  • One such structure for this conversion is shown in the mathematical equations (3) and (4).
  • G 1 - 2 ⁇ log u i ⁇ sin 2 ⁇ ⁇ ⁇ u 2
  • G 2 - 2 ⁇ log u i ⁇ cos 2 ⁇ ⁇ ⁇ u 2
  • ⁇ u 1 , u 2 ⁇ are uniformly distributed independent input random variables drawn from the set (0,1) and ⁇ G 1 , G 2 ⁇ are Gaussian distributed output random variables with zero mean and unit variance.
  • Embodiments of the present invention are not limited in this regard.
  • the sample rate of the transformed chaotic sequence is matched to the sample rate of the MATDD signal.
  • the SRMF 222 can include, but is not limited to, a real sample rate matching filter.
  • the real sample rate matching filter can be configured to resample "I" and "Q" portions of the transformed chaotic sequence.
  • the SRMF 222 is also configured to communicate a re-sampled, transformed digital chaotic sequence to the digital complex multiplier 224.
  • the digital complex multiplier 224 performs a complex multiplication on the re-sampled, transformed digital chaotic sequence output from the SRMF 222 and the MATDD signal output from the channel encoder 216.
  • the result of the complex multiplication is a digital representation of a coherent chaotic sequence spread spectrum modulated baseband signal in which the digital data from the channel encoder 216 has been spread over a wide frequency bandwidth in accordance with the selected statistically orthogonal chaotic sequence generated by a sequence generator 240, 242, ..., 244.
  • the result of the complex multiplication is referred to herein as a digitally modulated chaotic communication signal.
  • the digitally modulated chaotic communication signal is communicated from the digital complex multiplier 224 to the interpolator 226.
  • the interpolator 226, RPCM 228 and LO 230 operate in tandem to form an IF translator which frequency translates a quadrature baseband signal received from the complex multiplier 224 to a second real IF signal.
  • Such digital IF translators are known to those having ordinary skill in the art, and therefore will not be described herein.
  • the interpolator 226 raises the sample rate of the digitally modulated chaotic communication signal received from the complex multiplier 224 to a rate compatible with the bandwidth and center frequency of the second IF.
  • the LO 230 generates a complex quadrature amplitude-and-time-discrete digital sinusoid at a frequency which shall translate the first IF to a desired second IF.
  • the LO 230 is also configured to pass its output to the RPCM 228.
  • the RPCM 228 is configured to accept as its inputs the quadrature output of the interpolator 228 and the quadrature output of the LO 230.
  • the RPCM 228 is configured to perform complex multiplication operations using the received signals.
  • the result of the complex multiplication operations is a sampled digitally modulated chaotic communication signal including the real parts of the products of a complex multiplication.
  • the sampled digital modulated chaotic communication signal is communicated from the RPCM 228 to the DAC 232.
  • the conversion from a baseband signal to an IF signal may be performed in one or multiple stages (as shown in FIG. 2 ) without limitation.
  • the DAC 232 converts the sampled digital modulated chaotic communication signal to an analog signal.
  • the analog signal is communicated from the DAC 232 to the anti-image filter 234.
  • the anti-image filter 234 is configured to remove spectral images from the analog signal to form a smooth time domain signal.
  • the anti-image filter 234 is also configured to communicate a smooth time domain signal to the IF-to-RF conversion device 236.
  • the IF-to-RF conversion device 236 can include, but is not limited to, a wide bandwidth analog IF to RF up converter (not shown in FIG. 2 ) and a power amplifier (not shown in FIG. 2 ).
  • the IF-to-RF conversion device 236 is generally configured to center a smooth time domain signal at an RF for transmission thereby forming an RF signal.
  • the power amplifier (not shown in FIG. 2 ) is configured to amplify the RF signal.
  • the power amplifier (not shown in FIG. 2 ) is also configured to communicate the amplified RF signal to the antenna element 238 for communication to a receiver (e.g., the receiver 104 shown in FIG. 1 ).
  • the digital generation of the digital chaotic sequence at the transmitter 102 and a receiver is kept closely coordinated under the control of the PRTR clock 212 (via transmitter controller 210).
  • the higher the precision of the PRTR clock 212 the closer the synchronization of the chaos generator 218 of the transmitter 102 and the chaos generator (e.g., chaos generator 468 shown in FIG. 4A ) of the receiver (e.g., the receiver 104 of FIG. 1 ) shall be excluding the effects of processing delay differences and channel propagation times.
  • the use of the PRTR clock 212 allows the states of the chaos generators to be easily controlled with precision.
  • the PRTR clock 212 can include, but is not limited to, a stable local oscillator locked to a precision real time reference, such as a GPS clock receiver or a chip scale atomic clock (CSAC).
  • the PRTR clock 212 is configured to supply a high frequency clock to the clocked logic circuits (e.g., components 206, ... , 232) while being locked to a lower frequency reference clock.
  • the lower frequency reference clock supplies a common reference and a common real time of day reference to prevent a large drift between the states of the chaos generator 218 and the chaos generator (e.g., chaos generator 468 shown in FIG. 4A ) of the receiver (e.g., the receiver 104 of FIG. 1 ) over an extended time interval.
  • the transmitter architecture shown in FIG. 2 is one example of an architecture that can be employed by a transmitter 102 of the communication system shown in FIG. 1 .
  • Embodiments of the present invention are not limited in this regard.
  • the transmitter 102 can alternatively implement the transmitter architecture shown in FIG. 3 .
  • the transmitter 300 includes components 202-218, 226-244 which are described above in relation to FIG. 2 .
  • the transmitter 300 also includes a plurality of RUQGs 320 1 , 320 2 , ... , 320 K , a plurality of SRMFs 322 1, 322 2 , ... , 322 K and a plurality of complex multipliers 324 1 , 324 2 , ... , 324 K .
  • the RUQGs 320 1 , 320 2 , ... , 320 K are the same as or similar to the RUQG 220 of FIG. 2 .
  • 322 K are the same as or similar to the SRMF 222 of FIG. 2 .
  • the complex multipliers 324 1 , 324 2 , ... , 324 K are the same as or similar to the complex multipliers 224 of FIG. 2 .
  • the discussion provided above in relation to components 220-224 of FIG. 2 is sufficient for understanding the components 320 1 , 320 2 , ... , 320 K , 322 1, 322 2 , ... , 322 K , 324 1 , 324 2 , ... , 324 K of FIG. 3 .
  • the transmitter 300 further includes a sequence selector 360 and an adder 362.
  • the adder 362 is configured to additively combine the signals received from the complex multipliers 324 1 , 324 2 , ... , 324 K to form a combined digitally modulated chaotic communication signal.
  • the combined digitally modulated chaotic communication signal is communicated from the adder 362 to the interpolator 226 for subsequent processing.
  • the transmitter 300 can operate in a staggering mode or delay mode. In the staggering mode or delay mode, the outputs of the complex multipliers 324 1 , 324 2 , ... , 324 K are communicated to the adder 362 in a staggered manner and/or sequential manner.
  • the sequence selector 360 is configured to select "A" chaotic sequences from the plurality of the statistically orthogonal chaotic sequences received from the "B" sequence generators 240, 242, ..., 244.
  • "B” is an integer.
  • "A” is an integer having a value less than or equal to "B".
  • Each of the selected "A” chaotic sequences is communicated from the sequence selector 360 to the respective one of the RUQGs 320 1 , 320 2 , ... , 320 K .
  • the "A" chaotic sequences are selected by the sequence selector 360 from the plurality of statistically orthogonal chaotic sequences generated at the "B" sequence generators 240, 242, ..., 244. This chaotic sequence selection is made utilizing symbol formatted data received from the symbol formatter 206.
  • This selection optimally follows a combinatorial selection of chaotic sequences based on input data (i.e., symbol formatted data received from the symbol formatter 206).
  • the combinatorial selection is defined by mathematic equations (1) and (2) provided above.
  • the number of possible modulations states is defined by the number of possible combinations of the plurality of statistically orthogonal chaotic sequences generated by the six (6) sequence generators 240, 242, ..., 244.
  • the number of bits of input data utilized by the sequence selector 360 to select the three (3) chaotic sequences is an average of log2(20) or 4.32 bits.
  • the value of "A" is chosen to be a value less than or equal to the value of "B" divided by two (2) since the additive signal shares the total power level transmitted from the transmitter 102 to the receiver 104 of FIG. 1 .
  • Embodiments of the present invention are not limited in this regard.
  • the selection of the values for "A” and “B” may be dynamically adjusted on up to a symbol-by-symbol basis based on channel conditions.
  • the output of symbol formatter 206 may also communicate controls to sequence selector 360 in order to designate any of the possible "A” and “B” values supported by the transmitter 300 hardware.
  • the value of "A” is constrained to be less than or equal to the value of "K”.
  • mathematical equation (5) may be further adjusted as shown in mathematical equation (6).
  • "H” is the number of sequence generators 240, 242, ..., 244.
  • FIGS. 4A-4B there is provided a block diagram of an exemplary embodiment of the receiver 104 shown in FIG. 1 that is useful for understanding the present invention.
  • analog chaos circuits are synchronized by periodically exchanging state information. The exchange of state information requires a substantial amount of additional bandwidth. This is what makes analog based coherent communications impracticable.
  • the receiver 104 of FIGS. 4A-4B is designed to eliminate the drawbacks of conventional analog based coherent communications systems.
  • the receiver 104 includes a digital chaos generator 468.
  • the receiver 104 includes a tracking loop for synchronizing its digital chaos generator 468 and the digital chaos generator 218 of the transmitter 102.
  • the receiver 104 is configured to synchronize a plurality of strings of discrete time chaotic samples (i.e., chaotic sequences) without using a constant or periodic transfer of state update information.
  • the receiver utilized coherent reception techniques equivalent to matched filter reception.
  • a first set of discrete time chaotic sample strings is generated at the transmitter 102.
  • An identical second set of discrete time chaotic sample strings is generated at the receiver 104.
  • the receiver 104 is comprised of an antenna element 402, a low noise amplifier (LNA) 404, a zonal filter 406, an AGC amplifier 408, an RF-to-IF conversion device 410, an anti-alias filter 412 and an A/D converter 414.
  • the receiver 104 is also comprised of real multipliers 416, 418, a loop control circuit 420, a quadrature digital LO 422, a correlator 428, a Channel Encoded Acquisition Data Generator (CEADG) 450, digital complex multipliers 460, 462, 464, a Hidden Morkov Model (HMM) detector 466 and a symbol timing recovery circuit 426.
  • LNA low noise amplifier
  • HMM Hidden Morkov Model
  • the receiver 104 is further comprised of a receiver controller 438, a PRTR 436, a hard decision device 430, a Symbol to Bits (S/B) converter 432 and a source decoder 434.
  • the receiver 104 is comprised of a chaos generator 468, sequence generators 470, 472, 474, lowpass filters 421, 423, and basis function sequence processors 491 1 , 491 2 , 491 3 .
  • Each of the above listed components and circuits 402-418 , 421-428, 430-438, 450 and 460-464 are well known to persons skilled in the art. Thus, these components and circuits will not be described in detail herein. However, a discussion of the receiver 104 architecture is provided to assist a reader in understanding the present invention.
  • the antenna element 402 is configured to receive an analog input signal communicated from a transmitter (e.g., transmitter 102 of FIG. 1 ) over a communications link.
  • the antenna element 402 is also configured to communicate the analog input signal to the LNA 404.
  • the LNA 404 is configured to amplify a received analog input signal while adding as little noise and distortion as possible.
  • the LNA 404 is also configured to communicate an amplified, analog input signal to the zonal filer 406.
  • the zonal filter 406 is an analog filter with a slow roll off characteristic, but low injection loss.
  • the zonal filter 406 is configured to suppress large interfering signals outside of the bands of interest.
  • the zonal filter 406 is also configured to communicate a filtered, analog input signal to the AGC amplifier 408.
  • the AGC amplifier 408 is a controllable gain amplifier configured to keep the magnitude of the received signal within normal bounds for the rest of the signal processing chain.
  • the AGC amplifier 408 is configured to communicate a gain adjusted, analog input signal to the RF-to-IF conversion device 410.
  • the RF-to-IF conversion device 410 is configured to mix the analog input signal to a preferred IF for conversion to a digital signal at the A/D converter 414.
  • the RF-to-IF conversion device 410 is also configured to communicate a mixed analog input signal to the anti-alias filter 412.
  • the anti-alias filter 412 is configured to restrict a bandwidth of a mixed analog input signal.
  • the anti-alias filter 412 is also configured to communicate a filtered, analog input signal to the A/D converter 414.
  • the A/D converter 414 is configured to convert a received analog input signal to a digital signal.
  • the A/D converter 414 is also configured to communicate a digital input signal to an IF translator 471.
  • the IF translator 471 is generally configured to mix the digital input signal to a preferred IF for processing at the digital complex multipliers 460, 462, 464 and correlator 428.
  • the IF translator 471 is comprised of the real multipliers 416, 418, lowpass filters 421, 423 and the LO 422.
  • the IF translator is configured to convert the digital input signal to a zero IF, or baseband signal.
  • the multiplier 416 is configured to receive a digital word as input from the A/D converter 414 and a digital word from the in-phase component of the LO 422. The multiplier 416 multiplies the output of the A/D converter 414 by the in-phase component of the LO 422. The digital output word is then communicated from the multiplier 416 to the lowpass filter 421.
  • the multiplier 418 is configured to receive a digital word as input from the A/D converter 414 and a digital word from the quadrature-phase component of the LO 422. The multiplier 418 multiplies the output of the A/D converter 414 by the quadrature-phase component of the LO 422. The digital output word is then communicated from the multiplier 418 to the lowpass filter 423.
  • the lowpass filters 421 and 423 are identical digital lowpass filters which pass one sideband of the baseband IF signal while attenuating the other sideband. This has the effect of forming a quadrature form of the IF signal at the output of the IF translator 471.
  • the LO 422 generates a complex quadrature amplitude-and-time-discrete digital sinusoid at a frequency which translates the first IF to baseband and remove detected frequency and phase offsets in the resulting quadrature baseband signal.
  • the LO 422 accepts as its inputs a binary phase control word and a binary frequency control word from the loop control circuit 420.
  • the IF translator 471 is configured to mix the digital input signal to a preferred IF for processing at the digital complex multipliers 460, 462, 464 and correlator 428.
  • the IF translator 471 is also configured to communicate a digital input signal to the digital complex multipliers 460, 462, 464 and correlator 428.
  • the output of the IF translator 471 can include an in-phase (“I”) data and quadrature phase (“Q") data.
  • the IF translator 471 can communicate I and Q data to the digital complex multipliers 460, 462, 464 and correlator 428.
  • Each of the digital complex multipliers 460, 462, 464 is configured to perform a complex multiplication in the digital domain. Although three (3) digital complex multipliers 460, 462, 464 are shown in FIG. 4A , embodiments of the present invention are not limited in this regard.
  • the receiver 104 can include any number of digital complex multipliers suitable for a particular application.
  • the receiver 104 can have the same number of digital complex multipliers as the number of sequence generators (e.g., sequence generators 240, 242, 244 of FIG. 2 ) employed by the transmitter (e.g., the transmitter 102 of FIG. 1 ), "H".
  • the receiver 104 generally de-spreads a digital input signal received from the IF translator 471 using replicas of the statistically orthogonal chaotic sequences generated at the transmitter (e.g., the transmitter 102 of FIG. 1 ).
  • the de-spreading of the digital input signal is accomplished by the digital complex multipliers 460, 462, 464. More particularly, in each of the digital complex multipliers 460, 462, 464, the digital input signal is multiplied by a digital representation of a respective statistically orthogonal chaotic sequence.
  • the results of the multiplication operations are communicated from the digital complex multipliers 460, 462, 464 to the HMM detector 466.
  • the HMM detector 466 is generally configured to utilize an HMM to select one of the observation signals on a symbol-by-symbol basis.
  • HMMs are well known to persons skilled in the art, and therefore will not be described in detail herein.
  • the selected observations are the signal(s) that the HMM detector 466 determines were transmitted from the transmitter (e.g., transmitter 102 of FIG. 1 ).
  • This determination can generally be made by: (a) calculating or determining correlation values for the observation signals; (b) identifying the correlation value that has the highest value of the values of the calculated correlation values; (c) and utilizing the identified correlation value in a deterministic process to determine that the observation signal associated with the identified correlation value represents the signal transmitted from the transmitter.
  • the correlation values can be defined by the magnitudes and phases of symbols of the observation signals, respectively.
  • the deterministic process can include, but is not limited to, an HMM deterministic process, a decision tree based deterministic process and/or a fractal evolution based deterministic process.
  • the selected observation signal is(are) then communicated from the HMM detector 466 to the loop control circuit 420 for utilization in at least one phase, frequency and time tracking loop of the receiver 104.
  • the observation signal communicated from the HMM detector 466 to the loop control circuit 420 can also be used to adjust the sequence generator 470, 472, 474 parameters in order to support a time or state dependant evolution to the receiver 104 processing.
  • the selected observations are also communicated from the HMM detector 466 to the symbol timing recovery circuit 426 for subsequent processing.
  • the HMM detector 466 will be described in more detail below in relation to FIG. 5 .
  • the statistically orthogonal chaotic sequences are generated by the sequence generators 470, 472, 474. Although three (3) sequence generators 470, 472, 474 are shown in FIG. 4A , embodiments of the present invention are not limited in this regard.
  • the receiver 104 can include any number of sequence generators suitable for a particular application.
  • the receiver 104 can include the same number of sequence generators 470, 472, 474 as the number of sequence generators (e.g., sequence generators 240, 242, 244 of FIG. 2 ) employed by the transmitter (e.g., the transmitter 102 of FIG. 1 ), "H".
  • Each of the sequence generators 470, 472, 474 is configured to process a chaotic sequence received from the chaos generator 468 so as to generate a statistically orthogonal chaotic sequence.
  • the chaos generator 468 is controlled by the receiver controller 438 so that it generates a chaotic sequence with the correct initial state when the receiver 104 is in an acquisition mode and a tracking mode. Acquisition and tracking modes of receivers are well known to those having ordinary skill in the art, and therefore will not be described herein.
  • Each of the sequence generators 470, 472, 474 utilizes a basis function algorithm configured to preserve the uniform statistics of the chaotic sequence generated at the chaos generator 468.
  • the chaos generator 468 will be described in detail below in relation to FIGS. 8-10 .
  • the sequence generators 470, 472, 474 can utilize the same or different basis function algorithms.
  • the basis function algorithm(s) can be selected to ensure that the outputs of the sequence generators 470, 472, 474 are statistically orthogonal chaotic sequences.
  • the basis function algorithms include, but are not limited to, bijective functions, rotation algorithms in which the bits of bit words are reorganized (e.g., the first "d" bits become the last "d” bits of the bit word), scrambling algorithms in which the bits of bit words are scrambled, XOR algorithms in which the bits of bit words are XOR'ed with known values, and encryption algorithms (e.g., a Galois extension field multiplication algorithm).
  • the basis function algorithms can also include, but are not limited to, uniform statistic preserving transformations, statistical shaping transformation, time-delayed shaping transformations, and fractal evolution statistical shaping transformations.
  • the basis functions and/or parameters of one or more of the basis function algorithms utilized by the sequence generators 470, 472, 474 can change as a function of time.
  • the loop control circuit 420 can communicate with the sequence generators 470, 472, 474 for updating the basis functions and/or parameters at particular times.
  • the transmitter 102 of FIG. 1 will adjust the basis functions and/or parameters of sequence generators 240, 242, 244 shown in FIG 2 via controls from the transmitter controller 210 (connections not shown in FIG. 2 ).
  • These changes in basis function parameters are data dependent, shown as the formatted data communicated from the symbol formatter 206 to sequence selector 246 of FIG. 2 .
  • the possible range of basis function parameters is extremely large, helping ensure that the evolution of resulting chaotic basis function helps embed the history of communicated data.
  • the downside of this evolution is that the search space grows exponentially as the string of unknown symbols increases.
  • the basis function parameters in sequence generators 240, 242, 244 are adjusted after each data symbol.
  • the receiver processing as shown in FIG. 4 duplicates the evolution of sequence generator 470, 472, 474 parameters based on receiver processing of the received chaotic communication signal. If the receiver has the capability to perform processing on a signal in non-real-time, then the received signal may be processed using a distinct subset of all possible parameter evolutions, narrowing the search space quickly when symbols are received correctly.
  • the present invention is not limited in this regard.
  • Each of the sequence generators 470, 472, 474 communicates a statistically orthogonal chaotic sequence to a respective basis function sequence processor 491 1 , 491 2 , 491 3 .
  • a detailed block diagram of the basis function sequence processor 491 1 is provided in FIG. 4B .
  • the basis function sequence processor 491 2 , 491 3 are the same as or similar to the basis function sequence processor 491 1 . As such, the following discussion of the basis function sequence processor 491 1 is sufficient for understanding the basis function sequence processor 491 2 , 491 3 .
  • the basis function sequence processor 491 1 includes an RUQG 476, a re-sampling filter 482, multiplexors 488, 490 and a complex multiplier 401.
  • the RUQG 476 is generally configured to statistically transform a statistically orthogonal chaotic sequence into a transformed chaotic sequence.
  • the transformed chaotic sequence can have a characteristic form including combinations of real, complex, or quadrature, being of different word widths, and having different statistical distributions.
  • One such statistical transformation is a bivariate Gaussian distribution that converts two (2) independent uniformly distributed random variables to a pair of quadrature Gaussian distributed variables.
  • the RUQG 476 is further configured to communicate a transformed chaotic sequence to the re-sampling filter 482.
  • the re-sampling filter 482 is a filter configured for adjusting the digital sample times of the statistically transformed chaotic sequence provide by the RUQG 476.
  • the re-sampling filter 482 is configured to compensate for transmit and receive clock offsets with less than a certain level of distortion when the receiver 104 is in a steady state demodulation mode.
  • the amplitude-and-time discrete chaotic sequence represents a periodic sampling of a continuous waveform.
  • the re-sampling filter 482 adjusts the periodic rate that samples are taken from the notional continuous waveform to compensate for transmit and receive clocks offsets and drifts.
  • the re-sampling filter 482 is configured to convert a sampling rate of in-phase (“I”) and quadrature-phase (“Q") data sequences from a first sample set to a second sample set without changing the spectrum of the data contained in therein.
  • the re-sampling filter 482 is further configured to communicate in-phase (“I") and quadrature-phase (“Q") data sequences to complex multipliers 401, 460 and multiplexors 488, 490.
  • the digital complex multiplier 401 generally performs a complex multiplication in the digital domain using a modulated acquisition sequence received from the CEADG 450 of FIG. 4A .
  • This complex multiplication includes multiplying the modulated acquisition sequence by a digital representation of a transformed chaotic sequence to yield a reference for a digital input signal.
  • the reference signal is communicated from the digital complex multiplier 401 to multiplexers 488, 490.
  • the multiplexer 488 is configured to route the quadrature-phase part of a reference signal to the correlator 428 of FIG. 4A .
  • the multiplexer 490 is configured to route the in-phase part of a reference signal to the correlator 428.
  • the multiplexers 488, 490 are coupled to the receiver controller 438 of FIG. 4A .
  • the receiver controller 438 is configured to control the multiplexers 488, 490 in tandem so that the multiplexers 488, 490 route the reference signal to the correlator 428 while the receiver 104 is in an acquisition mode.
  • the correlator 428 correlates a locally generated statistically orthogonal chaotic sequence with a digital input signal. This correlation is performed at a symbol rate on symbol boundaries or at a symbol rate offset from symbol boundaries.
  • a symbol rate is a bit rate divided by the number of bits transmitted in each symbol. The symbol rate is measured in symbols-per-second.
  • symbol boundary refers to a beginning of a symbol and an end of a symbol.
  • the sense of the real and imaginary components of the correlation is directly related to the values of the real and imaginary components of the symbols of a digital input signal.
  • the sense of the real and imaginary components of the correlation can be directly related to the values of the real and imaginary components of the PSK symbols of a digital input signal.
  • PSK symbol soft decisions when the correlator 428 is in a steady state demodulation mode, the output of the correlator 428 is PSK symbol soft decisions.
  • soft information refers to soft-values (which are represented by soft-decision bits) that comprise information about the symbols contained in a sequence.
  • soft-values are values that represent the probability that a particular symbol in a sequence is an estimate of its ideal value(s).
  • any such amplitude-and-time discrete modulation type may be used without limitation.
  • the correlator 428 is also configured to communicate soft decisions to the hard decision device 430 for final symbol decision making.
  • the hard decision device 430 is configured to process the soft decisions to form hard symbol decision and communicate the hard symbol decisions to the S/B converter 432.
  • the S/B converter 432 converts symbols to a binary form.
  • the binary data sequence is communicated from the S/B converter 432 to the source decoder 434.
  • the source decoder 434 decodes FEC applied at the transmitter and communicates the decoded bit stream to one or more external devices (not shown) utilizing the decoded data.
  • the correlator 428 is also configured to acquire initial timing information associated with a basis function chaotic sequence, to acquire initial timing associated with a data sequence, and to track phase and frequency offset information between the basis function chaotic sequence and a digital input signal.
  • the correlator 428 is also configured to track input signal magnitude information between the basis function chaotic sequence and a digital input signal.
  • Various methods for acquisition of initial timing information and tracking of input signal magnitude, phase and frequency offset information are known by persons having ordinary skill in the art. Any such method can be used with the present invention without limitation.
  • the HMM detector 466 is configured to utilize an HMM to process the observations 550, 552, 556 received from complex multipliers 460, 462, 464 of the receiver 104.
  • HMMs are well known to persons having ordinary skill in the art, and therefore will not be described in detail herein. However, a brief description is provided to facilitate a discussion with respect to the HMM detector 466.
  • HMMs are generally constructed to quantify the observation probabilities of a traditional Markov process with states that are only observable via a secondary process.
  • Traditional Markov processes are well known to persons having ordinary skill in the art, and therefore will not be described in detail herein.
  • the memoryless property of a Markov process allows accurate prediction of the probabilities of entering all future states given an initial state and set of initial state probabilities. Transitions between states follow a set of state transition probabilities, allowing calculation of future state probabilities as conditional probabilities of the state transition probabilities and the current state.
  • An HMM is abstracted from the traditional Markov process by observing only a probabilistically dependant characteristic or observation of a hidden state in the traditional Markov process with decisions based on these observations of the secondary probabilistic process.
  • the underlying Markov process may be viewed as the last received data symbol (a "state") that may or may not be known with certainty.
  • the potential lack of certainty derives from signal perturbations that occur during transmission through a wireless communications medium.
  • Each data symbol, or Markov model state is known to occur with a fixed probability given the previous state of the system.
  • the quantifiable HMM observation is the result of the received signal at the receiver 104 after internal signal processing, namely de-spreading of a chaotic spreading sequence. This observation is perturbed from the original state (data symbol) transmitted by the transmitter 102 by additive noise and other signal perturbations that are common in the wireless transmission of data.
  • Each observation is compared to an expected set of observations to derive a prediction of the overall observation sequence.
  • the expected set of observations may be time-varying or state-dependant.
  • the states of the underlying Markov process can also adapt based on the history of data transmitted. Based on a sequence of these observations, the HMM detector 466 is capable of resolving which data symbols were transmitted, possibly inferring non-detected state transitions from the overall sequence of observations.
  • the transmitter 102 precedes data transmission by transmitting an a priori known preamble to facilitate reception of the data at the receiver 104.
  • This known sequence of transmitted symbols may be used as a training sequence for the HMM detector 466, allowing real-time adaption of the expected observation set based on comparison of the known Markov states and detected observations. Subsequent decisions of transmitted data are interpreted based on known state transition probabilities and subsequent observations. Embodiments of the present invention are not limited in this regard.
  • a first chaotic communications transmitter 300 is configured to adapt a chaotic spreading sequence or communication basis functions on a symbol-by-symbol basis.
  • a simple method to ensure that the signal adapts is to choose the basis functions in a manner so that the basis functions do not repeat during any reasonable interval.
  • sequence generators 240, 242 are configured to adapt their parameters based on each of the preceding data symbols. If each data symbol represents a binary selection (one data bit), then the sequence generator 240 will adapt its next selection of a basis function derived from the chaos generator 218 output to one (1) of two (2) suitably orthogonal spreading sequences.
  • the next interval will produce a selection between two (2) new suitably orthogonal spreading sequences derived from the time-varying output of chaos generator 218.
  • the parameter modification in sequence generators 240, 242 occurs independently such that no appreciable correlations will exist between the two (2) collected spreading sequences.
  • the current parameter state of sequence generators 240, 242 depends on the recent history of data symbols, representing an exponential growth in possible states. Since the number of states in a digital system is necessarily finite, a reduced set of states may be constructed and combined algebraically in a manner similar to a trellis coding format.
  • An example of this method is a 1024-state system represented by ten (10) binary values.
  • the next data symbol is used to update one (1) binary value in the representation, which is then used to define one (1) of 1024 states of the parameters used in sequence generators 240, 242.
  • the next data symbol is used to update the next binary value in the representation, which is in turn used to define another one of the 1024 possible states (possibly the same state).
  • the chaotically spread communication signal is processed using a series of coherent de-spreading sequences generated by sequence generators 470, 472.
  • the number of de-spreading sequences defines the number of possible states of the sequence generators 240, 242 during the current symbol interval.
  • the observation signals are processed by the HMM detector 466 to detect a series of observations.
  • the HMM detector 466 then makes a decision based on the series of observations. For example, the HMM detector 466 makes soft symbol decisions based on the previous ten (10) observations and their probabilities of occurrence given the history of observations.
  • the selected observation length may be chosen at the receiver based on channel conditions, thereby improving computational efficiency at relatively high signal-to-noise ratios.
  • the HMM detector 466 includes a plurality of HMM processors 502, 504, 506 and an HMM adjudicator 508.
  • Each of the HMM processors 502, 504, 506 is generally configured to calculate or determine a correlation value for the respective observation signal 550, 552, 554.
  • the correlation value can be defined by the magnitude and phase of a symbol of the respective observation signal 550, 552, 554.
  • the correlation values computed or determined by the HMM processors 502, 504, 506 are communicated to the HMM adjudicator 508.
  • Each of the HMM processors 502, 504, 506 is also generally configured to estimate a probability that a candidate symbol was received during a symbol interval as well as other potential signal metrics.
  • the candidate symbol is chosen from an a priori known set of possible symbols (possibly time-varying symbols) consistent with the coherent chaotic de-spreading sequence routed to the preceding complex multiplier 460, 462, 464.
  • the estimated symbol probability and signal metrics determined by the HMM processors 502, 504, 506 are communicated to the HMM adjudicator 508.
  • the correlation values are compared against each other to identify which correlation value is the largest thereof.
  • the identified correlation value is used by the HMM adjudicator 508 in a deterministic process to determine that the observation signal associated therewith represents the signal transmitted from a transmitter (e.g., transmitter 102 of FIG. 1 ).
  • the deterministic process can include, but is not limited to, a decision tree based deterministic process and/or a trellis diagram based deterministic process. If the observation signal associated with the identified correlation value is determined to represent the signal transmitted from the transmitter, then it is communicated from the HMM adjudicator 508 to demodulation circuitry (e.g., components 426-434 of FIGS. 4A-4B ).
  • the HMM adjudicator 508 extends its search to a greater duration of observations to attempt improvement in the transmitted signal detection. This process continues recursively until a symbol that represents an expected data evolutionary pattern is located. After such a symbol is located, the HMM adjudicator 508 communicates the located symbol to demodulation circuitry (e.g., symbol timing recovery device 426 of FIG. 4A ) and/or the phase, frequency and tracking loop circuitry (e.g., Loop Control Circuit 420 of FIG. 4A ).
  • demodulation circuitry e.g., symbol timing recovery device 426 of FIG. 4A
  • the phase, frequency and tracking loop circuitry e.g., Loop Control Circuit 420 of FIG. 4A
  • the HMM adjudicator 508 communicates information indicating the inability to locate the symbol to the phase, frequency and tracking loop circuitry (e.g., Loop Control Circuit 420 of FIG. 4A ).
  • the phase, frequency and tracking loop circuitry e.g., Loop Control Circuit 420 of FIG. 4A
  • a determination is made as to whether to reacquire the signal transmitted from the transmitter.
  • the observation signal associated with the identified correlation value is also communicated from the HMM adjudicator 508 to phase, frequency and tracking loop circuitry (e.g., Loop Control Circuit 420 of FIG. 4A ).
  • a predesignated one of the observation signals is communicated from the HMM adjudicator 508 to phase, frequency and tracking loop circuitry (e.g., Loop Control Circuit 420 of FIG. 4A ).
  • Various method of pilot tone tracking for communication systems are well known to those having ordinary skill in the art, and therefore will not be described herein. Any such pilot tone tracking method can be used with the present invention without limitation.
  • pilot tone tracking methods typically allow a signal from one of the de-spreading channels to be designated as a tracking signal.
  • power and integration interval adjustment can be easily integrated into a channel selection/optimization algorithm implemented in the receiver 104. Consequently, radio cognition can be provided in the pilot tone tracking scenario.
  • HMM adjudicators typically employ Viterbi algorithms. Viterbi algorithms are constrained to relatively small sizes based on the communication system configuration (e.g., encoding polynomial lengths and finite field sizes). In contrast, the HMM adjudicator 508 of the present invention is limited only by the chaotic spreading sequence length, which is practically infinite and efficiently extendable. Moreover, the chaotic sequence is a maximal entropy spreading sequence with impulsive autocorrelation, thereby ensuring that different data sequences will produce signals with fractional evolutionary patterns.
  • the following example is provided to demonstrate a fractal evolutionary pattern of a communication system of the present invention.
  • the communication system receives two (2) data sequences "DS1" and "DS2".
  • the data sequence"DS 1" comprises the following ten (10) bits of data ⁇ 0101010101 ⁇ .
  • the data sequence "D2" comprises the following ten (10) bits of data ⁇ 0 1 0 0 0 1 0 1 0 1 ⁇ .
  • each bit of the data sequences "DS1" and "DS2" indicates a binary evolution of a data signal.
  • the HMM based process of the present invention allows a potential for further correction at the expense of greater receiver processing. Therefore, the HMM based process is particularly valuable for communication application employing short bursts of high value data, since the total energy required to digitally process the received signal can be significantly lower than that of re-transmitting the signal through an RF amplifier. Further, the battery constraints of communication systems employing the HMM based process of the present invention are improved as compared to that of conventional communication systems by implementing asymmetric processing.
  • FIGS. 4A-5 is one example of an architecture for a communications system receiver. Embodiments of the present invention are not limited in this regard. Any other receiver architecture can be used without limitation.
  • FIG. 6 another exemplary architecture 600 for a communication system receiver is provided in FIG. 6 .
  • the receiver 600 generally employs a plurality of demodulator circuits and fly-wheeled tracking loops.
  • Each of the demodulator circuits comprises a symbol timing recovery circuit 426 1 , 426 2 , 426 3 , a correlator 428 1 , 428 2 , 428 3 , a hard decision device 430 1 , 430 2 , 430 3 , an S/B converter 432 1 , 432 2 , 432 3 and a source decoder 434 1 , 434 2 , 434 3 .
  • Each of the fly-wheeled tracking loops comprises components 408-423, 426 1 , 426 2 , 426 3 , 428 1 , 428 2 , 428 3 , a complex multiplier 460, 462, 464 and an HMM processor 499 1 , 499 2 , 499 3 .
  • Fly-wheeled tracking loops are well known to persons skilled in the art, and therefore will not be described in detail herein. However, it should be understood that there are multiple instantiations of the tracking loops. Each tracking loop corresponds to a possible evolution of the chaotic basis function.
  • Each tracking loop is updated based on the output of its corresponding complex multiplier 460, 462, 464 and HMM processor 499 1 , 499 2 , 499 3 if a signal is detected.
  • the particular tracking loop extrapolates the last received results to "fly-wheel” the loop parameters during a next symbol interval. This "fly-wheel" of loop parameters allows the particular tracking loop to reject spurious data.
  • the method 700 generally involves generating a spread spectrum signal at a transmitter (e.g., the transmitter 102 of FIG. 1 ).
  • the spread spectrum signal is then communicated from the transmitter to a receiver (e.g., the receiver 104 of FIG. 1 ).
  • the receiver At the receiver, the spread spectrum signal is processed to obtain data therefrom.
  • step 704 a first chaotic sequence is generated at the transmitter (e.g., the transmitter 102 of FIG. 1 ) of a first communication device (e.g., a radio console or a handheld radio).
  • step 706 is performed.
  • basis function algorithms are performed using the chaotic sequence to generate first statistically orthogonal chaotic sequences.
  • the basis function algorithms can include, but are not limited to, bijective functions, rotation algorithms, scrambling algorithms, XOR algorithms and encryption algorithms.
  • the basis function algorithms can also include, but are not limited to, uniform statistics preserving transformations, statistical shaping transformations, time-delayed statistical shaping transformations and fractal evolution statistical shaping transformations.
  • step 708 is performed where at least one chaotic sequence is selected from the first statistically orthogonal chaotic sequences for combining with a data signal. This selection can be based on at least one bit value of symbol formatted data.
  • the symbol formatted data can be obtained by processing a data signal received at the transmitter from a data source.
  • the selected chaotic sequence is combined with the data signal to obtain a modulated chaotic communication signal with a wide frequency bandwidth.
  • step 712 is performed where the modulated chaotic communication signal is transmitted to the receiver of a second communication device (e.g., a radio console or a handheld radio).
  • the modulated chaotic communication signal is received at the receiver in step 714.
  • the received modulated chaotic communication signal is processed to obtain data therefrom. This processing generally involves performing steps 716-722 of FIG. 7A and steps 724-744 of FIG. 7B .
  • step 716 involves generating a second chaotic sequence.
  • the second chaotic sequence is a time synchronized replica of the first chaotic sequence generated at the transmitter in the previous step 704. More particularly, the first and second chaotic sequences are the same numerical sequences which are time synchronized to the received analog chaotic signal, i.e., a sampling rate of each of the first and second chaotic sequences is the same as a sampling rate of a transmitted analog chaotic signal and is synchronized with a clock of the transmitter.
  • step 718 second basis function algorithms are performed using the second chaotic sequence to generate second statistically orthogonal chaotic sequences.
  • Each second statistically orthogonal chaotic sequence is a time synchronized replica of a respective one of the first statistically orthogonal chaotic sequences generated at the transmitter in previous step 706.
  • the second statistically orthogonal algorithms can include, but are not limited to, bijective functions, rotation algorithms, scrambling algorithms, XOR algorithms and encryption algorithms.
  • the second statistically orthogonal algorithms can also include, but are not limited to, uniform statistics preserving transformations, statistical shaping transformations, time-delayed statistical shaping transformations and fractal evolution statistical shaping transformations.
  • step 720 observation signals are generated by combining the received modulated chaotic communication signal with each of the second statistically orthogonal chaotic sequences. Each of the observation signals includes a plurality of observations. Subsequent to step 720, step 722 is performed where correlation values for each observation of the observation signals are determined. Each correlation value is defined by at least the magnitude and/or phase of a respective observation symbol of the respective observation signal. Thereafter, the method 700 continues with step 724 of FIG. 7B .
  • step 724 generally involves selecting a plurality of correlation values. Each selected correlation value is associated with a particular (e.g., a first, second, third, ect ...) observation of a respective observation signal.
  • a next step 726 the largest correlation value of the selected correlation values is identified. The identified largest correlation value is used in a deterministic process as shown by step 728. The deterministic process is generally performed to determine if the observation symbol associated with the largest correlation value represents the respective symbol of a data signal transmitted from the transmitter.
  • step 732 the observation symbol is processed to demodulate the same. Thereafter, step 744 is performed where the method 700 returns to step 724 or other processing is performed.
  • Other processign as referred to in step 744 can include, but is not limited to, tracking loop processing.
  • step 734 If the observation symbol associated with the largest correlation value does not represent the respective symbol of a data signal transmitted from the transmitter [730:NO], then the method 700 continues with a decision step 734. If a transmitted signal is not expected from the transmitter [734:N0], then step 744 is performed where the method 700 returns to step 724 or other processing is performed. If a transmitted signal is expected from the transmitter [734:YES], then step 736 is performed where a search is extended to a greater duration of observations of an HMM model for locating a symbol in an expected data evolutionary pattern of the transmitted signal. After the duration of observations has expired, a decision step 738 is performed.
  • step 740 is performed where the located symbol is communicated to demodulation circuitry and/or phase, frequency and tracking loop circuitry. If a symbol was not located during the search of the HMM model observations [738:NO], then an optional step 742 is performed. Step 742 can involve: (a) reacquiring a signal transmitted from the transmitter; (b) adjusting a correlation window to increase a sequence length of an observation signal associated with the largest correlation value; and/or (c) adjusting the deterministic process. After completing step 742, step 744 is performed where the method 700 returns to step 724 or other processing is performed.
  • FIG. 8 there is provided a conceptual diagram of a chaos generator 218, 468 (described above in relation to FIGS. 2-6 ).
  • generation of the chaotic sequence begins with polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)).
  • the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) can be selected as the same polynomial equation or as different polynomial equations.
  • the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) are selected as irreducible polynomial equations having chaotic properties in Galois field arithmetic.
  • Such irreducible polynomial equations include, but are not limited to, irreducible cubic polynomial equations and irreducible quadratic polynomial equations.
  • Each of the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) can be solved independently to obtain a respective solution.
  • Each solution can be expressed as a residue number system (RNS) residue value using RNS arithmetic operations, i.e., modulo operations. Modulo operations are well known to persons having ordinary skill in the art, and therefore will not be described herein. However, it should be appreciated that an RNS residue representation for some weighted value "a" can be defined by following mathematical equation (7).
  • R a modulo m 0 ⁇ a modulo m 1 ... a modulo m N - 1
  • R is an RNS residue N-tuple value representing a weighted value "a”
  • m 0 , m 1 , ..., m N-1 respectively are the moduli for RNS arithmetic operations applicable to each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)).
  • the RNS employed for solving each of the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) respectively has a selected modulus value m 0 , m 1 , ..., m N-1
  • the modulus value chosen for each RNS moduli is preferably selected to be relatively prime numbers p 0 , p 1 , ..., p N-1 .
  • each RNS arithmetic operation employed for expressing a solution as an RNS residue value uses a different relatively prime number p 0 , p 1 , ..., p N-1 as a moduli m 0 , m 1 ,..., m N-1 .
  • the RNS residue value calculated as a solution to each one of the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) will vary depending on the choice of prime numbers p 0 , p 1 , ..., p N-1 selected as a moduli m 0 , m 1 , ..., m N-1 .
  • the range of values will depend on the choice of relatively prime numbers p 0 , p 1 , ..., p N-1 selected as a moduli m 0 , m 1 , ..., m N-1
  • p 0 , p 1 , ..., p N-1 selected as a moduli m 0 , m 1 , ..., m N-1
  • an RNS solution for a first polynomial equation f 0 (x(nT)) will have an integer value between zero (0) and five hundred two (502).
  • the RNS solution for a second polynomial equation f 1 (x(nT)) has an integer value between zero (0) and four hundred ninety (490).
  • each of the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) is selected as an irreducible cubic polynomial equation having chaotic properties in Galois field arithmetic.
  • Each of the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) can also be selected to be a constant or varying function of time.
  • the irreducible cubic polynomial equation is defmed by the following mathematical equation (8).
  • a value of C is selected which empirically is determined to produce an irreducible form of the stated polynomial equation f(x(nT)) for a particular prime modulus.
  • f(x(nT)) for a given polynomial with fixed values for Q, R, and S more than one value of C can exist, each providing a unique iterative sequence.
  • Embodiments of the present invention are not limited in this regard.
  • the polynomial equations f 0 (x(nT)) ... f N-1 (x(nT)) are identical exclusive of a constant value C.
  • each of the constant values C 0 , C 1 , ..., C N-1 is associated with a particular modulus m 0 , m 1 , ..., m N-1 value to be used for RNS arithmetic operations when solving the polynomial equation f(x(nT)).
  • Such constant values C 0 , C 1 , ..., C N-1 and associated modulus m 0 , m 1 , ..., m N-1 values which produce an irreducible form of the stated polynomial equation f(x(nT)) are listed in the following Table (1).
  • each of the RNS solutions No. 1, ..., No. N is expressed in a binary number system representation.
  • each of the RNS solutions No. 1, ..., No. N is a binary sequence of bits. Each bit of the sequence has a zero (0) value or a one (1) value. Each binary sequence has a bit length selected in accordance with a particular moduli.
  • each binary sequence representing a residue value has a bit length (BL) defined by the following mathematical equation (9).
  • BL Ceiling Log ⁇ 2 m where m is selected as one of moduli m 0 , m 1 , ..., m N-1 . Ceiling[u] refers to a next highest whole integer with respect to an argument u.
  • a prime number p 0 associated with a first modulus m 0 is selected as five hundred three (503).
  • a prime number p 1 associated with a second modulus m 1 is selected as four hundred ninety one (491).
  • a prime number p 2 associated with a third modulus m 2 is selected as four hundred seventy-nine (479).
  • a prime number p 3 associated with a fourth modulus m 3 is selected as four hundred sixty-seven (467).
  • a prime number p 4 associated with a fifth modulus m 4 is selected as two hundred fifty-seven (257).
  • a prime number p 5 associated with a sixth modulus m 5 is selected as two hundred fifty-one (251).
  • Possible solutions for f 0 (x(nT)) are in the range of zero (0) and five hundred two (502) which can be represented in nine (9) binary digits.
  • Possible solutions for f 1 (x(nT)) are in the range of zero (0) and four hundred ninety (490) which can be represented in nine (9) binary digits.
  • Possible solutions for f 2 (x(nT)) are in the range of zero (0) and four hundred seventy eight (478) which can be represented in nine (9) binary digits.
  • Possible solutions for f 3 (x(nT)) are in the range of zero (0) and four hundred sixty six (466) which can be represented in nine (9) binary digits.
  • Possible solutions for f 4 (x(nT)) are in the range of zero (0) and two hundred fifty six (256) which can be represented in nine (9) binary digits.
  • Possible solutions for f 5 (x(nT)) are in the range of zero (0) and two hundred fifty (250) which can be represented in eight (8) binary digits.
  • Arithmetic for calculating the recursive solutions for polynomial equations f 0 (x(nT)), ..., f 4 (x (nT)) requires nine (9) bit modulo arithmetic operations.
  • weighted number system refers to a number system other than a residue number system.
  • weighted number systems include, but are not limited to, an integer number system, a binary number system, an octal number system, and a hexadecimal number system.
  • the RNS solutions No. 1, ..., No. N are mapped to a weighted number system representation by determining a series of digits in the weighted number system based on the RNS solutions No. 1, ..., No. N.
  • the term "digit", as used herein, refers to a symbol of a combination of symbols to represent a number.
  • a digit can be a particular bit of a binary sequence.
  • the RNS solutions No. 1, ..., No. N are mapped to a weighted number system representation by identifying a number in the weighted number system that is defined by the RNS solutions No. 1, ..., No. N.
  • the RNS solutions No. 1, ..., No. N are mapped to a weighted number system representation by identifying a truncated portion of a number in the weighted number system that is defined by the RNS solutions No. 1, ..., No. N.
  • the truncated portion can include any serially arranged set of digits of the number in the weighted number system.
  • the truncated portion can also be exclusive of a most significant digit of the number in the weighted number system.
  • the truncated portion can be a chaotic sequence with one or more digits removed from its beginning and/or ending.
  • the truncated portion can also be a segment including a defined number of digits extracted from a chaotic sequence.
  • the truncated portion can further be a result of a partial mapping of the RNS solutions No. 1, ..., No. N to a weighted number system representation.
  • a mixed-radix conversion method is used for mapping RNS solutions No. 1, ..., No. N to a weighted number system representation.
  • the mixed-radix conversion procedure to be described here can be implemented in” [modulo moduli only and not modulo the product of moduli.] See Residue Arithmetic and Its Applications To Computer Technology, written by Nicholas S. Szabo & Richard I. Tanaka, McGraw-Hill Book Co., New York, 1967 .
  • the following discussion of mixed radix conversion utilizes one (1) based variable indexing instead of zero (0) based indexing used elsewhere herein.
  • the mixed-radix representation of x is denoted by (a n , a n-1 , ..., a 1 ) where the digits are listed in order of decreasing significance.” See Id.
  • the mixed-radix conversion process described here may then be used to convert from the [RNS] to the mixed-radix system.” See Id.
  • a Chinese remainder theorem (CRT) arithmetic operation is used to map the RNS solutions No. 1, ..., No. N to a weighted number system representation.
  • the CRT arithmetic operation can be defined by a mathematical equation (9) [returning to zero (0) based indexing].
  • Y nT ⁇ ⁇ 3 ⁇ x 0 3 nT + 3 ⁇ x 0 2 nT + x 0 nT + C 0 ⁇ b 0 ⁇ p 0 ⁇ M p 0 + ⁇ + ⁇ 3 ⁇ x N - 1 3 nT + 3 ⁇ x N - 1 2 nT + x N - 1 nT + C N - 1 ⁇ b N - 1 ⁇ p N - 1 ⁇ M p N - 1 ⁇ M
  • Y ( nT ) is the result of the CRT arithmetic operation
  • the b j 's enable an isomorphic mapping between an RNS N-tuple value representing a weighted number and the weighted number.
  • the mapping need only be unique and isomorphic.
  • a weighted number x can map into a tuple y.
  • the tuple y can map into a weighted number z.
  • the weighted number x is not equal to z as long as all tuples map into unique values for z in a range from zero (0) to M-1.
  • the b j 's can be set to unity.
  • all b j 's can be set equal to one (1) without loss of the chaotic properties resulting in mathematical equation (11).
  • Y nT ⁇ ⁇ 3 ⁇ x 0 3 nT + 3 ⁇ x 0 2 nT + x 0 nT + C 0 ⁇ p 0 ⁇ M p 0 + ⁇ + ⁇ 3 ⁇ x N - 1 3 nT + 3 ⁇ x N - 1 2 nT + x N - 1 nT + C N - 1 ⁇ p N - 1 ⁇ M p N - 1 ⁇ M
  • the invention is not limited in this regard.
  • the chaotic sequence output Y ( nT ) can be expressed in a binary number system representation.
  • the chaotic sequence output Y ( nT ) can be represented as a binary sequence.
  • Each bit of the binary sequence has a zero (0) value or a one (1) value.
  • the chaotic sequence output Y ( nT ) can have a maximum bit length (MBL) defined by the following mathematical equation (12).
  • MBL Ceiling Log ⁇ 2 M where M is the product of the relatively prime numbers p 0 , p 1 , ..., p N-1 selected as moduli m 0 , m 1 , ..., m N-1 .
  • the M represents a dynamic range of a CRT arithmetic operation.
  • dynamic range refers to a maximum possible range of outcome values of a CRT arithmetic operation. It should also be appreciated that the CRT arithmetic operation generates a chaotic numerical sequence with a periodicity equal to the inverse of the dynamic range M.
  • the dynamic range requires a Ceiling[Log2(M)] bit precision.
  • M equals three quadrillion five hundred sixty-three trillion seven hundred sixty-two billion one hundred ninety-one million fifty-nine thousand five hundred twenty-three (3,563,762,191,059,523).
  • the chaotic sequence output Y is a fifty-two (52) bit binary sequence having an integer value between zero (0) and three quadrillion five hundred sixty-three trillion seven hundred sixty-two billion one hundred ninety-one million fifty-nine thousand five hundred twenty-two (3,563,762,191,059,522), inclusive. Still, the invention is not limited in this regard.
  • chaotic sequence output Y can be a binary sequence representing a truncated portion of a value between zero (0) and M-1. In such a scenario, the chaotic sequence output Y can have a bit length less than Ceiling[Log2(M)]. It should be noted that while truncation affects the dynamic range of the system it has no effect on the periodicity of a generated sequence.
  • a feedback mechanism e.g., a feedback loop
  • a variable "x" of a polynomial equation can be selectively defined as a solution computed in a previous iteration.
  • n is a variable having a value defined by an iteration being performed.
  • x is a variable having a value allowable in a residue ring. In a first iteration, n equals one (1) and x is selected as two (2) which is allowable in a residue ring.
  • n is incremented by one and x equals the value of the first solution, i.e., forty-six (46) resulting in the solution 298, 410 mod 503 or one hundred thirty-one (131).
  • n is again incremented by one and x equals the value of the second solution.
  • step 904 a plurality of polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) are selected.
  • the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) can be selected as the same polynomial equation except for a different constant term or different polynomial equations.
  • step 906 is performed where a determination for each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) is made as to which combinations of RNS moduli m 0 , m 1 , ..., m N-1 used for arithmetic operations and respective constant values C 0 , C 1 , ..., C N-1 generate irreducible forms of each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)).
  • a modulus is selected for each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) that is to be used for RNS arithmetic operations when solving the polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)).
  • the modulus is selected from the moduli identified in step 906. It should also be appreciated that a different modulus is advantageously selected for each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)).
  • step 910 a constant C m is selected for each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) for which a modulus is selected.
  • Each constant C m corresponds to the modulus selected for the respective polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)).
  • Each constant C m is selected from among the possible constant values identified in step 906 for generating an irreducible form of the respective polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)).
  • step 912 a value for time increment "T" is selected. Thereafter, an initial value for the variable "x" of the polynomial equations is selected in step 914. Notably, the initial value of the variable "x" defines a sequence starting location, i.e., the initial value of the variable "x” defines a static offset of a chaotic sequence Y(nT).
  • step 916 RNS arithmetic operations are used to iteratively determine RNS solutions for each of the stated polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)).
  • Step 918 a series of digits in a weighted number system are determined based in the RNS solutions.
  • Step 918 can involve performing a mixed radix arithmetic operation or a CRT arithmetic operation using the RNS solutions to obtain a chaotic sequence output.
  • step 918 the method 900 continues with a decision step 920. If a chaos generator is not terminated (820:NO), then step 924 is performed where a value of "x" in each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) is set equal to the RNS solution computed for the respective polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) in step 916. Subsequently, method 900 returns to step 916. If the chaos generator is terminated ( 920 :YES), then step 922 is performed where method 900 ends.
  • chaos generator 1000 there is illustrated one embodiment of chaos generator 1000.
  • the chaos generators 218, 468 described above can be the same as or similar to the chaos generator 1000.
  • the following discussion of the chaos generator 1000 is sufficient for understanding the chaos generators 218, 468.
  • Chaos generator 1000 is generally comprised of hardware and/or software configured to generate a digital chaotic sequence. Accordingly, chaos generator 1000 is comprised of computing processors 1002 0 ,..., 1002 N-1 . Chaos generator 1000 is also comprised of a mapping processor 1004. Each computing processor 1002 0 , ..., 1002 N-1 is coupled to the mapping processor 1004 by a respective data bus 1006 0 , ..., 1006 N-1 . As such, each computing processor 1002 0 , ..., 1002 N-1 is configured to communicate data to the mapping processor 1004 via a respective data bus 1006 0 , ..., 1006 N-1 .
  • the mapping processor 1004 can be coupled to an external device (not shown in FIG. 9 ) via a data bus 1008.
  • the external device includes, but is not limited to, a communications device configured to combine or modify a signal in accordance with a chaotic sequence output.
  • the computing processors 1002 0 , ...,1002 N-1 are comprised of hardware and/or software configured to solve the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) to obtain a plurality of solutions.
  • the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) can be irreducible polynomial equations having chaotic properties in Galois field arithmetic.
  • Such irreducible polynomial equations include, but are not limited to, irreducible cubic polynomial equations and irreducible quadratic polynomial equations.
  • the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) can also be identical exclusive of a constant value.
  • the constant value can be selected so that a polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) is irreducible for a predefined modulus.
  • the polynomial equations f 0 (x(nT)), ..., f N-1 (x(nT)) can further be selected as a constant or varying function of time.
  • Each of the solutions can be expressed as a unique residue number system (RNS) N-tuple representation.
  • RNS residue number system
  • the computing processors 1002 0 , ...,1002 N-1 employ modulo operations to calculate a respective solution for each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) using modulo based arithmetic operations.
  • Each of the computing processors 1002 0 , ..., 1002 N-1 are comprised of hardware and/or software configured to utilize a different relatively prime number p 0 , p 1 , ..., p N-1 as a moduli m 0 , m 1 , ..., m N-1 for modulo based arithmetic operations.
  • the computing processors 1002 0 , ..., 1002 N-1 are also comprised of hardware and/or software configured to utilize modulus m 0 , m 1 , ..., m N-1 selected for each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) so that each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) is irreducible.
  • the computing processors 1002 0 , ..., 1002 N-1 are further comprised of hardware and/or software configured to utilize moduli m 0 , m 1 , ..., m N-1 selected for each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) so that solutions iteratively computed via a feedback mechanism 1010 0 , ..., 1010 N-1 are chaotic.
  • the feedback mechanisms 1010 0 , ..., 1010 N-1 are provided so that the solutions for each polynomial equation f 0 (x(nT)), ..., f N-1 (x(nT)) can be iteratively computed.
  • the feedback mechanisms 1010 0 ,..., 1010 N-1 are comprised of hardware and/or software configured to selectively define a variable "x" of a polynomial equation as a solution computed in a previous iteration.
  • the computing processors 1002 0 , ...,1002 N-1 are further comprised of hardware and/or software configured to express each of the RNS residue values in a binary number system representation.
  • the computing processors 1002 0 ,..., 1002 N-1 can employ an RNS-to-binary conversion method. Such methods are generally known to persons skilled in the art and therefore will not be described in great detail herein. However, it should be appreciated that any such method can be used without limitation.
  • the residue values expressed in binary number system representations are hereinafter referred to as moduli solutions No. 1, ..., No. N comprising the elements of an RNS N-tuple.
  • the computing processors 1002 0, ..., 1002 N-1 are further comprised of memory based tables (not shown) containing pre-computed residue values in a binary number system representation.
  • the address space of each memory table is at least from zero (0) to m m -1 for all m, mo through m N-1 . On each iteration, the table address is used to initiate the sequence.
  • Embodiments of the present invention are not limited in this regard.
  • the mapping processor 1004 is comprised of hardware and/or software configured to map the moduli (RNS N-tuple) solutions No. 1, ..., No. N to a weighted number system representation. The result is a series of digits in the weighted number system based on the moduli solutions No. 1, ..., No. N.
  • the mapping processor 904 can be comprised of hardware and/or software configured to determine the series of digits in the weighted number system based on the RNS residue values using a Chinese Remainder Theorem process.
  • the mapping processor 1004 is comprised of hardware and/or software configured to identify a number in the weighted number system that is defined by the moduli solutions No. 1, ..., No. N.
  • the mapping processor 1004 can be comprised of hardware and/or software configured to identify a truncated portion of a number in the weighted number system that is defmed by the moduli solutions No. 1, ..., No. N.
  • the mapping processor 1004 can also be comprised of hardware and/or software configured to select the truncated portion to include any serially arranged set of digits of the number in the weighted number system.
  • the mapping processor 1004 can include hardware and/or software configured to select the truncated portion to be exclusive of a most significant digit when all possible weighted numbers represented by P bits are not mapped, i.e., when M-1 ⁇ 2 P . P is a fewest number of bits required to achieve a binary representation of the weighted numbers.
  • Embodiments of the present invention are not limited in this regard.
  • the mapping processor 1004 is comprised of hardware and/or software configured to express a chaotic sequence in a binary number system representation.
  • the mapping processor 1004 can employ a weighted-to-binary conversion method. Weighted-to-binary conversion methods are generally known to persons having ordinary skill in the art, and therefore will not be described herein. However, it should be appreciated that any such weighted-to-binary conversion method can be used without limitation.
  • the transmitter 102 is configured to generate a chaotic sequence using the chaotic sequence generation method described above in relation to FIGS. 8-10 .
  • the transmitter 102 is also configured to process the chaotic sequence for generating a plurality of orthogonal basis function chaotic sequences. At least one of the plurality of basis function chaotic sequences is selected for spreading a signal over a large frequency band.
  • the spread spectrum signal can be transmitted from the transmitter 102 to a receiver (e.g., the receiver 104 described above in relation to FIG. 1 ).
  • the receiver At the receiver, at least one appropriate basis function chaotic sequence(s) is used to recover the original signal intended for a particular user.
  • the receiver is configured to generate replicas of the plurality of orthogonal basis function chaotic spreading codes using the chaotic sequence generation method described above in relation to FIGS. 8-10 .

Claims (4)

  1. Procédé de traitement d'un signal de communication à spectre étalé chaotique modulé au niveau d'un récepteur (104) d'un système (100) de communications, comprenant les étapes de :
    réception (714), au niveau dudit récepteur (104), dudit signal de communication chaotique modulé transmis par un émetteur (102) ;
    génération (716) d'une première séquence chaotique qui est une réplique temporellement synchronisée d'une deuxième séquence chaotique générée au niveau dudit émetteur (102) ;
    exécution d'au moins deux algorithmes (718) de fonctions de base en utilisant ladite première séquence chaotique pour générer au moins deux premières séquences chaotiques statistiquement orthogonales, chacune desdites premières séquences chaotiques statistiquement orthogonales étant une réplique temporellement synchronisée d'une respective parmi une pluralité de deuxièmes séquences chaotiques statistiquement orthogonales générées au niveau dudit émetteur (102) ;
    génération (720) d'au moins deux signaux d'observation en combinant ledit signal de communication chaotique modulé reçu avec chacune desdites premières séquences chaotiques statistiquement orthogonales, dans lequel chaque signal d'observation inclut une pluralité de symboles d'observation ;
    détermination (722) d'une pluralité de valeurs de corrélation pour lesdits symboles d'observation, chaque dite valeur de corrélation associée avec un respectif parmi lesdits symboles d'observation ;
    sélection (724) d'un ensemble de valeurs de corrélation à partir de ladite pluralité de valeurs de corrélation ;
    identification (726) d'une valeur de corrélation la plus grande à partir dudit ensemble de valeurs de corrélation ; et
    mise en oeuvre d'un processus déterministe (728) en utilisant au moins ladite valeur de corrélation la plus grande pour déterminer si un symbole d'observation associé avec ladite valeur de corrélation la plus grande représente un symbole dudit premier signal de données ;
    caractérisé en ce que l'étape de détermination d'une pluralité de valeurs de corrélation utilise un modèle caché de Markov dans lequel chaque symbole d'observation est comparé à un ensemble attendu de symboles d'observation pour dériver une prédiction de la séquence d'observation globale.
  2. Système (100) de communication, comprenant
    un récepteur (104) configuré pour recevoir un signal de communication à spectre étalé chaotique modulé transmis par un émetteur (102), le récepteur comprenant :
    au moins un dispositif de traitement (470, ..., 474) configuré pour générer une première séquence chaotique qui est une réplique temporellement synchronisée d'une deuxième séquence chaotique générée au niveau dudit émetteur (102),
    des processeurs (491) de séquences de fonctions de base configurés pour exécuter au moins deux premiers algorithmes de fonctions de base en utilisant ladite première séquence chaotique pour générer au moins deux premières séquences chaotiques statistiquement orthogonales, chaque dite première séquence chaotique statistiquement orthogonale étant une réplique temporellement synchronisée d'une respective parmi des deuxièmes séquences chaotiques statistiquement orthogonales générées au niveau dudit émetteur (102), et
    des processeurs (460, ..., 464) pour combiner ledit signal de communication à spectre étalé chaotique modulé reçu avec chacune desdites premières séquences chaotiques statistiquement orthogonales pour générer au moins deux signaux d'observation incluant chacun une pluralité de symboles d'observation
    caractérisé en ce que ledit récepteur (104) comprend un détecteur (466) basé sur un modèle caché de Markov adapté à comparer chaque symbole d'observation à un ensemble attendu de symboles d'observation pour dériver une prédiction de la séquence d'observation globale.
  3. Système (100) de communication selon la revendication 2, dans lequel les processeurs (491) de séquences de fonctions de base sont configurés de telle manière que chacun desdits premiers algorithmes de fonctions de base est choisi parmi le groupe consistant en une fonction bijective, un algorithme de rotation, un algorithme de brouillage, un algorithme XOR, un algorithme de cryptage, une transformation de préservation de statistiques uniformes, une transformation de mise en forme statistique, une transformation de mise en forme statistique à retard temporel, et une transformation de mise en forme statistique à évolution fractale.
  4. Système (100) de communication selon la revendication 2, dans lequel le détecteur (466) basé sur un modèle caché de Markov comprend en outre des moyens (502, ..., 506) configurés pour déterminer une pluralité de valeurs de corrélation pour lesdits symboles d'observation, chaque dite valeur de corrélation associée avec un respectif parmi lesdits symboles d'observation.
EP11001222.6A 2010-03-11 2011-02-15 Détection de modèle Markov caché pour ondes de formes à dispersion spectrale Active EP2365653B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/721,982 US8345725B2 (en) 2010-03-11 2010-03-11 Hidden Markov Model detection for spread spectrum waveforms

Publications (3)

Publication Number Publication Date
EP2365653A2 EP2365653A2 (fr) 2011-09-14
EP2365653A3 EP2365653A3 (fr) 2012-02-01
EP2365653B1 true EP2365653B1 (fr) 2014-05-21

Family

ID=44227777

Family Applications (1)

Application Number Title Priority Date Filing Date
EP11001222.6A Active EP2365653B1 (fr) 2010-03-11 2011-02-15 Détection de modèle Markov caché pour ondes de formes à dispersion spectrale

Country Status (2)

Country Link
US (1) US8345725B2 (fr)
EP (1) EP2365653B1 (fr)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8654819B2 (en) 2011-06-22 2014-02-18 Harris Corporation Systems and methods for pulse rotation modulation encoding and decoding
US9117036B2 (en) * 2012-09-26 2015-08-25 Ati Technologies Ulc Fast exit from low-power state for bus protocol compatible device
WO2016099724A1 (fr) 2014-12-18 2016-06-23 Cryptography Research, Inc. Générateur de nombre aléatoire auto-synchronisé
US9787871B2 (en) 2015-01-29 2017-10-10 Xerox Corporation Hidden Markov model generation of multi-plane random screens
US9906395B2 (en) 2015-05-01 2018-02-27 Astrapi Corporation Spectrally-efficient spiral-based waveforms for communication
CA3034804C (fr) 2015-09-02 2023-10-17 Astrapi Corporation Multiplexage par division polynomiale en spirale
US11824694B2 (en) 2015-09-02 2023-11-21 Astrapi Corporation Systems, devices, and methods employing instantaneous spectral analysis in the transmission of signals
TWI581579B (zh) * 2015-12-30 2017-05-01 義守大學 通訊接收裝置、其訊號接收方法、訊號處理方法及訊號傳送方法
RU2619766C1 (ru) * 2016-01-26 2017-05-18 Акционерное общество "Научно-исследовательский институт Приборостроения имени В.В. Тихомирова" Способ передачи данных
EP3466011A4 (fr) 2016-05-23 2020-02-19 Astrapi Corporation Procédé de compression de largeur de bande de forme d'onde
US10748073B2 (en) * 2016-05-25 2020-08-18 Withings Method and device for associating a state to a new value output by a drifting sensor
US10447315B2 (en) 2016-08-15 2019-10-15 Seagate Technologies Llc Channel error rate optimization using Markov codes
CN110752910A (zh) * 2018-07-24 2020-02-04 华中科技大学 一种在有限状态机上构造混沌的系统
SG11202100370TA (en) * 2018-08-07 2021-03-30 Qualcomm Inc Adaptive modulo base selection for non-linear precoding introduction
CN109245877A (zh) * 2018-09-19 2019-01-18 安顺学院 一种分数阶超混沌信号发生器
RU2691745C1 (ru) * 2018-11-02 2019-06-18 Акционерное общество "Научно-исследовательский институт Приборостроения имени В.В. Тихомирова" Способ передачи данных
US10848364B2 (en) 2019-03-06 2020-11-24 Astrapi Corporation Devices, systems, and methods employing polynomial symbol waveforms
US11184201B2 (en) 2019-05-15 2021-11-23 Astrapi Corporation Communication devices, systems, software and methods employing symbol waveform hopping
CN112350818B (zh) * 2020-11-04 2022-02-01 西南交通大学 一种基于相干检测的高速混沌保密传输方法
CA3219471A1 (fr) * 2021-05-24 2022-12-01 Kratos Integral Holdings, Llc Systemes et procedes pour la combinaison post-detection d'une pluralite de signaux de liaison descendante representatifs d'un signal de communication
US11949435B2 (en) * 2021-09-15 2024-04-02 Seagate Technology Llc Markov encoder-decoder optimized for cyclo-stationary communications channel or storage media

Family Cites Families (212)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1501059A (fr) 1966-09-26 1967-11-10 Csf Nouveau générateur de clé
GB1198263A (en) 1967-06-06 1970-07-08 Nat Res Dev Improvements in or relating to Digital Differential Analysers
US4095778A (en) 1977-07-22 1978-06-20 Wing Harold R Combination work table and vise
US4646326A (en) 1983-10-20 1987-02-24 Motorola Inc. QAM modulator circuit
US4703507A (en) 1984-04-05 1987-10-27 Holden Thomas W Noise reduction system
US4893316A (en) 1985-04-04 1990-01-09 Motorola, Inc. Digital radio frequency receiver
DE68920142T2 (de) 1989-08-24 1995-07-13 Philips Electronics Nv Verfahren und Einrichtung zur Decodierung von wortgeschützten Codewörtern durch einen nichtbinären BCH-Code gegen mindestens einen Symbolfehler.
US5077793A (en) 1989-09-29 1991-12-31 The Boeing Company Residue number encryption and decryption system
US5007087A (en) 1990-04-16 1991-04-09 Loral Aerospace Corp. Method and apparatus for generating secure random numbers using chaos
US6693951B1 (en) 1990-06-25 2004-02-17 Qualcomm Incorporated System and method for generating signal waveforms in a CDMA cellular telephone system
US5048086A (en) 1990-07-16 1991-09-10 Hughes Aircraft Company Encryption system based on chaos theory
US5210770A (en) 1991-09-27 1993-05-11 Lockheed Missiles & Space Company, Inc. Multiple-signal spread-spectrum transceiver
US5319735A (en) 1991-12-17 1994-06-07 Bolt Beranek And Newman Inc. Embedded signalling
US5297206A (en) 1992-03-19 1994-03-22 Orton Glenn A Cryptographic method for communication and electronic signatures
US5276633A (en) 1992-08-14 1994-01-04 Harris Corporation Sine/cosine generator and method
US5811998A (en) 1993-01-28 1998-09-22 Digital Equipment Corporation State machine phase lock loop
JP2803703B2 (ja) 1993-06-29 1998-09-24 ヤマハ株式会社 楽音発生装置
US5412687A (en) 1993-10-15 1995-05-02 Proxim Incorporated Digital communications equipment using differential quaternary frequency shift keying
US6614914B1 (en) 1995-05-08 2003-09-02 Digimarc Corporation Watermark embedder and reader
US5677927A (en) 1994-09-20 1997-10-14 Pulson Communications Corporation Ultrawide-band communication system and method
US5646997A (en) 1994-12-14 1997-07-08 Barton; James M. Method and apparatus for embedding authentication information within digital data
US6014446A (en) 1995-02-24 2000-01-11 Motorola, Inc. Apparatus for providing improved encryption protection in a communication system
US5596600A (en) 1995-04-06 1997-01-21 Mayflower Communications Company, Inc. Standalone canceller of narrow band interference for spread spectrum receivers
US5598476A (en) 1995-04-20 1997-01-28 United Technologies Automotive, Inc. Random clock composition-based cryptographic authentication process and locking system
US7929498B2 (en) 1995-06-30 2011-04-19 Interdigital Technology Corporation Adaptive forward power control and adaptive reverse power control for spread-spectrum communications
US7020111B2 (en) 1996-06-27 2006-03-28 Interdigital Technology Corporation System for using rapid acquisition spreading codes for spread-spectrum communications
US5680462A (en) 1995-08-07 1997-10-21 Sandia Corporation Information encoder/decoder using chaotic systems
US6307868B1 (en) 1995-08-25 2001-10-23 Terayon Communication Systems, Inc. Apparatus and method for SCDMA digital data transmission using orthogonal codes and a head end modem with no tracking loops
US5937000A (en) 1995-09-06 1999-08-10 Solana Technology Development Corporation Method and apparatus for embedding auxiliary data in a primary data signal
US5757923A (en) 1995-09-22 1998-05-26 Ut Automotive Dearborn, Inc. Method of generating secret identification numbers
JP3992742B2 (ja) 1996-05-20 2007-10-17 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ データブロックおよび鍵を非線形的に結合する暗号方法および装置
US6023612A (en) 1996-07-05 2000-02-08 Thomcast Communications, Inc. Modular transmission system and method
US5923760A (en) 1996-07-05 1999-07-13 Applied Nonlinear Sciences, Llc Chaotic communication apparatus and method for use with a wired or wireless transmission link
US7190681B1 (en) 1996-07-10 2007-03-13 Wu William W Error coding in asynchronous transfer mode, internet and satellites
US5963460A (en) 1996-12-17 1999-10-05 Metaflow Technologies, Inc. Apparatus for computing transcendental functions quickly
US6359923B1 (en) 1997-12-18 2002-03-19 At&T Wireless Services, Inc. Highly bandwidth efficient communications
AU8261298A (en) 1997-06-23 1999-01-04 Regents Of The University Of California, The Chaotic digital code-division multiple access (cdma) communication systems
US5852630A (en) 1997-07-17 1998-12-22 Globespan Semiconductor, Inc. Method and apparatus for a RADSL transceiver warm start activation procedure with precoding
DE19733829C2 (de) 1997-08-05 2000-02-24 Micronas Semiconductor Holding Verfahren zum Verschlüsseln bzw. Entschlüsseln einer Datenfolge
US6633226B1 (en) 1997-08-18 2003-10-14 X-Cyte, Inc. Frequency hopping spread spectrum passive acoustic wave identification device
US6078611A (en) 1997-09-16 2000-06-20 Motorola, Inc. Rake receiver and finger management method for spread spectrum communication
US6389296B1 (en) 1997-10-08 2002-05-14 Oki Electric Industry Co., Ltd. Transmission power control method
US6038317A (en) 1997-12-24 2000-03-14 Magliveras; Spyros S. Secret key cryptosystem and method utilizing factorizations of permutation groups of arbitrary order 2l
US6212239B1 (en) 1998-01-09 2001-04-03 Scott T. Hayes Chaotic dynamics based apparatus and method for tracking through dropouts in symbolic dynamics digital communication signals
US6686879B2 (en) 1998-02-12 2004-02-03 Genghiscomm, Llc Method and apparatus for transmitting and receiving signals having a carrier interferometry architecture
US6285761B1 (en) 1998-03-04 2001-09-04 Lucent Technologies, Inc. Method for generating pseudo-random numbers
US6754251B1 (en) 1998-03-09 2004-06-22 Texas Instruments Incorporated Spread-spectrum telephony with accelerated code acquisition
US5924980A (en) 1998-03-11 1999-07-20 Siemens Corporate Research, Inc. Method and apparatus for adaptively reducing the level of noise in an acquired signal
US6433835B1 (en) 1998-04-17 2002-08-13 Encamera Sciences Corporation Expanded information capacity for existing communication transmission systems
WO1999059280A1 (fr) 1998-05-14 1999-11-18 Masahichi Kishi Systeme de transmission a acces multiple par code de repartition (amcr)
US6141786A (en) 1998-06-04 2000-10-31 Intenational Business Machines Corporation Method and apparatus for performing arithmetic operations on Galois fields and their extensions
CA2242069A1 (fr) 1998-06-25 1999-12-25 Postlinear Management Inc. Systemes experts possibilistes et commande de processus utilisant une logique floue
US5900835A (en) 1998-07-09 1999-05-04 The United States Of America As Represented By The Secretary Of The Navy Coherent hidden markov model
US6980656B1 (en) 1998-07-17 2005-12-27 Science Applications International Corporation Chaotic communication system and method using modulation of nonreactive circuit elements
WO2000004685A1 (fr) 1998-07-17 2000-01-27 Science Applications International Corporation Systeme de communication faisant appel a des circuits chaotiques synchronises
US6304556B1 (en) 1998-08-24 2001-10-16 Cornell Research Foundation, Inc. Routing and mobility management protocols for ad-hoc networks
US6363104B1 (en) 1998-10-02 2002-03-26 Ericsson Inc. Method and apparatus for interference cancellation in a rake receiver
US6236864B1 (en) 1998-11-27 2001-05-22 Nortel Networks Limited CDMA transmit peak power reduction
DE19855242A1 (de) 1998-11-30 2000-05-31 Philips Corp Intellectual Pty Drahtloses Netzwerk
US7277540B1 (en) 1999-01-20 2007-10-02 Kabushiki Kaisha Toshiba Arithmetic method and apparatus and crypto processing apparatus for performing multiple types of cryptography
US6823068B1 (en) 1999-02-01 2004-11-23 Gideon Samid Denial cryptography based on graph theory
JP3696430B2 (ja) 1999-02-25 2005-09-21 矢崎総業株式会社 スペクトル拡散信号発生方法、スペクトル拡散信号発生器、ストリーム暗号化方法、及びストリーム暗号通信方法
JP3600529B2 (ja) 1999-03-01 2004-12-15 富士通株式会社 Cdma用受信機
US6377782B1 (en) 1999-03-01 2002-04-23 Mediacell, Inc. Method and apparatus for communicating between a client device and a linear broadband network
US6304216B1 (en) 1999-03-30 2001-10-16 Conexant Systems, Inc. Signal detector employing correlation analysis of non-uniform and disjoint sample segments
FI107094B (fi) 1999-05-10 2001-05-31 Nokia Mobile Phones Ltd Menetelmä päivittää koodigeneraattorin lineaarinen palautesiirtorekisteri
EP1183842A1 (fr) 1999-05-27 2002-03-06 Nortel Networks Limited Systeme de communication a acces multiples utilisant des signaux chaotiques, et procede de generation et d'extraction de signaux chaotiques
US6570909B1 (en) 1999-07-09 2003-05-27 Nokia Mobile Phones Interference suppression in a CDMA receiver
US20020099746A1 (en) 1999-07-26 2002-07-25 Tie Teck Sing T-sequence apparatus and method for general deterministic polynomial-time primality testing and composite factoring
US7260369B2 (en) 2005-08-03 2007-08-21 Kamilo Feher Location finder, tracker, communication and remote control system
US6310906B1 (en) 1999-08-18 2001-10-30 The Regents Of The University Of California Chaotic carrier pulse position modulation communication system and method
US6744893B1 (en) 1999-08-25 2004-06-01 Southwest Research Institute Receiver estimation engine for a chaotic system
US7200225B1 (en) 1999-11-12 2007-04-03 Richard Schroeppel Elliptic curve point ambiguity resolution apparatus and method
US6937568B1 (en) 1999-11-15 2005-08-30 Cisco Technology, Inc. Adaptive rate shaping to prevent overflow
CN1148889C (zh) 1999-11-26 2004-05-05 诺基亚网络有限公司 瑞克接收机
GB9929364D0 (en) 1999-12-10 2000-02-02 Microbar Security Limited Improvements in or relating to coding techniques
US7596170B2 (en) 2000-02-28 2009-09-29 Aeroastro, Inc. Coherent detection without transmission preamble
US6993016B1 (en) 2000-11-16 2006-01-31 Juniper Networks, Inc. Methods and apparatus for transmission of analog channels over digital packet networks
JP3976218B2 (ja) 2000-03-10 2007-09-12 関西ティー・エル・オー株式会社 暗号システム
JP3314181B2 (ja) 2000-04-07 2002-08-12 独立行政法人通信総合研究所 擬似乱数列の出力装置、送信装置、受信装置、通信システム、フィルタ装置、擬似乱数列の出力方法、送信方法、受信方法、フィルタ方法、ならびに、情報記録媒体
US7349381B1 (en) 2000-04-28 2008-03-25 Rockwell Collins Synchronization technique for spread spectrum frequency hopped data links and radios using the same
US7523151B1 (en) 2000-05-12 2009-04-21 The Athena Group, Inc. Method and apparatus for performing computations using residue arithmetic
US6728324B1 (en) 2000-07-31 2004-04-27 Rf Micro Devices, Inc. Method and apparatus for multipath signal compensation in spread-spectrum communications systems
EP1179912A1 (fr) 2000-08-09 2002-02-13 STMicroelectronics S.r.l. Cryptage chaotique
US7010559B2 (en) 2000-11-14 2006-03-07 Parkervision, Inc. Method and apparatus for a parallel correlator and applications thereof
US6865218B1 (en) 2000-11-27 2005-03-08 Ericsson Inc. Multipath interference reduction for a CDMA system
ATE326802T1 (de) 2000-11-28 2006-06-15 Flash Networks Ltd System und verfahren für eine übertragungsratensteuerung
US7170997B2 (en) 2000-12-07 2007-01-30 Cryptico A/S Method of generating pseudo-random numbers in an electronic device, and a method of encrypting and decrypting electronic data
US7953446B2 (en) 2000-12-11 2011-05-31 Nortel Networks Limited Antenna systems with common overhead for CDMA base stations
US6882689B2 (en) 2000-12-12 2005-04-19 The Regents Of The University Of California Pseudo-chaotic communication method exploiting symbolic dynamics
US6732127B2 (en) 2001-01-10 2004-05-04 Hewlett-Packard Development Company, L.P. Verifiable random number generator using chaos
DE60107529D1 (de) 2001-01-12 2005-01-05 St Microelectronics Srl Chaotische Signale verwendendes Kommunikationsverfahren
JP4558225B2 (ja) 2001-02-15 2010-10-06 株式会社日立国際電気 符号分割多重アクセス受信機
US6754584B2 (en) 2001-02-28 2004-06-22 Enpoint, Llc Attitude measurement using a single GPS receiver with two closely-spaced antennas
JP2002261668A (ja) 2001-03-01 2002-09-13 Hitachi Kokusai Electric Inc 通信機
US6922432B2 (en) 2001-03-09 2005-07-26 Motorola, Inc. System for spread spectrum communication
US20020176511A1 (en) 2001-03-16 2002-11-28 Fullerton Larry W. High pulse-rate radio-frequency apparatus and associated methods
TWI233556B (en) 2001-03-26 2005-06-01 Japan Science & Tech Corp Filter apparatus, reception apparatus, transmission apparatus, diffusion modulation apparatus, pseudo-random number sequence output apparatus, filter method, reception method, transmission method
JP4188571B2 (ja) 2001-03-30 2008-11-26 株式会社日立製作所 情報処理装置の演算方法および耐タンパ演算攪乱実装方式
GB2374258B (en) 2001-04-05 2004-03-31 Ibm Method and apparatus for encryption of data
US7233970B2 (en) 2001-05-02 2007-06-19 Cipher Corporation Limited Computational method, system, and apparatus
KR100396592B1 (ko) 2001-05-02 2003-09-02 엘지전자 주식회사 시간 천이된 pn 스테이트 발생기
US7218734B2 (en) 2001-05-02 2007-05-15 Nciper Corporation Limited Ring arithmetic method, system, and apparatus
US7076065B2 (en) 2001-05-11 2006-07-11 Lockheed Martin Corporation Chaotic privacy system and method
US6735606B2 (en) 2001-05-15 2004-05-11 Qualcomm Incorporated Multi-sequence fast slewing pseudorandom noise generator
MXPA03010600A (es) 2001-05-24 2004-12-06 Atlinks Usa Inc Manipulacion de desplazamiento de frecuencia caotica de banda estrecha.
US20030198184A1 (en) 2001-08-31 2003-10-23 Joe Huang Method of dynamically determining real-time multimedia streaming rate over a communications networks
US7027598B1 (en) 2001-09-19 2006-04-11 Cisco Technology, Inc. Residue number system based pre-computation and dual-pass arithmetic modular operation approach to implement encryption protocols efficiently in electronic integrated circuits
US6456648B1 (en) 2001-10-01 2002-09-24 Interdigital Technology Corporation Code tracking loop with automatic power normalization
US7035220B1 (en) 2001-10-22 2006-04-25 Intel Corporation Technique for providing end-to-end congestion control with no feedback from a lossless network
JP4112494B2 (ja) 2001-10-25 2008-07-02 富士通株式会社 表示制御装置
JP2003216037A (ja) 2001-11-16 2003-07-30 Yazaki Corp 暗号キー、暗号化装置、暗号化復号化装置、暗号キー管理装置及び復号化装置
US7269198B1 (en) 2001-11-19 2007-09-11 Bbn Technologies Corp. Systems and methods for beaconing in wireless networks with low probability of detection
US6766345B2 (en) 2001-11-30 2004-07-20 Analog Devices, Inc. Galois field multiplier system
JP2003218835A (ja) 2002-01-18 2003-07-31 Mitsubishi Electric Corp スペクトル拡散送信装置及びスペクトル拡散受信装置
ATE362287T1 (de) 2002-02-15 2007-06-15 Dyaptive Systems Inc Mobilfunknetzwerksimulator
FR2837331B1 (fr) 2002-03-13 2004-06-18 Canon Kk Procede d'entrelacement d'une sequence binaire
US7010055B2 (en) 2002-06-27 2006-03-07 Motorola, Inc. System implementing closed loop transmit diversity and method thereof
US7310309B1 (en) 2002-07-17 2007-12-18 Foundry Networks, Inc. Dynamic rate limiting adjustment
FR2844891A1 (fr) 2002-09-20 2004-03-26 St Microelectronics Sa Masquage de donnees decomposees dans un systeme de residus
EP1420542A1 (fr) 2002-11-12 2004-05-19 STMicroelectronics S.r.l. Procédé et dispositif pour générer une séquence pseudoaléatoire à partir d'un signal chaotique
US7349461B2 (en) 2003-02-13 2008-03-25 Qualcomm Incorporated Efficient back-end channel matched filter (CMF)
JP2004279784A (ja) 2003-03-17 2004-10-07 Nippon Telegr & Teleph Corp <Ntt> 有限体上演算装置、及び有限体上演算プログラム
US7272168B2 (en) 2003-04-01 2007-09-18 Nokia Siemens Networks Oy Determining the correlation between received samples and available replica samples
JP4406401B2 (ja) 2003-06-13 2010-01-27 独立行政法人科学技術振興機構 通信装置および通信方法
JP2005017612A (ja) 2003-06-25 2005-01-20 Japan Science & Technology Agency カオス発生装置、カオス発生用プログラム、カオス発生用記録媒体、擬似乱数発生装置及び暗号装置
US7711116B2 (en) 2003-07-08 2010-05-04 The Hong Kong Polytechnic University Methods and systems for transmitting digital messages
US20070149232A1 (en) 2003-07-24 2007-06-28 Manfred Koslar Information transmission with energy budget management
US7328228B2 (en) 2003-09-02 2008-02-05 Sap Aktiengesellschaft Mapping pseudo-random numbers to predefined number ranges
US6864827B1 (en) 2003-10-15 2005-03-08 Sandia Corporation Digital intermediate frequency receiver module for use in airborne SAR applications
KR100543101B1 (ko) 2003-10-23 2006-01-20 학교법인 배재학당 시간지연가변 되먹임 혼돈시스템을 이용한 암호화 및 통신 장치와 그 방법
RU2276458C2 (ru) 2003-11-26 2006-05-10 Институт радиотехники и электроники Российской Академии Наук Способ прямохаотической передачи информации с заданной спектральной маской
US7298780B2 (en) 2003-12-12 2007-11-20 Nokia Corporation Multiple access using different codes lengths for global navigation satellite systems
US7512645B2 (en) 2004-03-19 2009-03-31 Texas Instruments Incorporated System and method for generating pseudorandom numbers
US7593531B2 (en) 2004-05-07 2009-09-22 The Hong Kong Polytechnic University Methods and systems for transceiving chaotic signals
US8000377B2 (en) 2004-05-24 2011-08-16 General Dynamics C4 Systems, Inc. System and method for variable rate multiple access short message communications
US7150399B2 (en) 2004-06-09 2006-12-19 Ricoh Co., Ltd. Embedding barcode data in an auxiliary field of an image file
US7078981B2 (en) 2004-07-27 2006-07-18 Lucent Technologies Inc. 16 QAM modulator and method of 16 QAM modulation
US20060088081A1 (en) 2004-10-22 2006-04-27 Time Domain Corporation Transmit-rake apparatus in communication systems and associated methods
US7532721B2 (en) 2004-10-28 2009-05-12 Cisco Technology, Inc. Implementation of a switch-box using a subfield method
US7512647B2 (en) 2004-11-22 2009-03-31 Analog Devices, Inc. Condensed Galois field computing system
US20060209932A1 (en) 2005-03-18 2006-09-21 Qualcomm Incorporated Channel estimation for single-carrier systems
TW200707277A (en) 2005-04-20 2007-02-16 Sean O'neil Process of and apparatus for counting
ITVA20050027A1 (it) 2005-05-03 2006-11-04 St Microelectronics Srl Metodo di generazione di successioni di numeri o bit pseudo casuali
US7603140B2 (en) 2005-05-17 2009-10-13 Alcatel-Lucent Usa Inc. Method of phase sweep transmit diversity (PSTD) and apparatus for providing PSTD
US7830214B2 (en) 2005-11-29 2010-11-09 Samsung Electronics Co., Ltd. Adjustable chaotic signal generator using pulse modulation for ultra wideband (UWB) communications and chaotic signal generating method thereof
KR100665325B1 (ko) 2005-12-05 2007-01-09 삼성전기주식회사 온-오프 키잉을 적용한 코드분할 다중화 무선통신 시스템에서의 송신 장치 및 송신 방법
US8059768B2 (en) 2005-12-07 2011-11-15 Zte Corporation Method and device for removing narrow band interference in spreading frequency system
CN1852089B (zh) 2005-12-31 2012-01-18 华中科技大学 用于生成模数混合混沌信号的系统和方法
US7599418B2 (en) 2006-02-16 2009-10-06 Pine Valley Investments, Inc. Method and apparatus for a frequency hopper
KR100665374B1 (ko) 2006-02-22 2007-01-09 삼성전기주식회사 대역 확산 기법을 적용한 위치인식용 카오스 무선통신 장치
JP2007243277A (ja) 2006-03-06 2007-09-20 Institute Of Physical & Chemical Research 受信装置、受信方法、ならびに、プログラム
US7688878B2 (en) 2006-03-16 2010-03-30 The Boeing Company Method and device of peak detection in preamble synchronization for direct sequence spread spectrum communication
KR100723222B1 (ko) 2006-03-28 2007-05-29 삼성전기주식회사 펄스 세이핑 기법을 이용한 카오스 신호 송신장치
JP4724747B2 (ja) 2006-03-31 2011-07-13 富士通株式会社 Cdma受信装置及びcdma受信方法
US7847651B2 (en) 2006-06-14 2010-12-07 Samsung Electronics Co., Ltd. Method of and apparatus to generate pulse width modulated signal from sampled digital signal by chaotic modulation
FR2903200B1 (fr) 2006-06-29 2008-12-19 Thales Sa Stabilisation hybride d'images pour camera video
US9203438B2 (en) 2006-07-12 2015-12-01 Ternarylogic Llc Error correction by symbol reconstruction in binary and multi-valued cyclic codes
US8385547B2 (en) 2006-09-08 2013-02-26 The United States Of America, As Represented By The Secretary Of The Navy Method and apparatus for secure digital communications using chaotic signals
BRPI0717814A8 (pt) 2006-09-26 2019-10-15 Nokia Corp aparelho, método e produto de programa de computador que fornece modulação de sequencia para sinalização de controle de enlace ascendente
US8228887B2 (en) 2006-09-29 2012-07-24 Apple Inc. Cell identifier encoding and decoding methods and apparatus
US20080084919A1 (en) 2006-10-05 2008-04-10 Zerog Wireless, Inc. Multiprotocol wireless communication apparatus and methods
LU91292B1 (en) 2006-12-01 2008-06-02 European Gsa New Chaotic Spreading Codes for Galileo
US7643537B1 (en) 2007-01-23 2010-01-05 L-3 Communications, Corp. Spread spectrum signal detection with inhibiting for known sidelobe locations
US8233505B2 (en) 2007-02-15 2012-07-31 Koninklijke Philips Electronics N.V. Coordination in wireless networks having devices with different physical layer transmission schemes
US8312551B2 (en) 2007-02-15 2012-11-13 Harris Corporation Low level sequence as an anti-tamper Mechanism
JP2008209321A (ja) 2007-02-27 2008-09-11 Fujitsu Ltd 探知測距装置および探知測距プログラム
US7937427B2 (en) 2007-04-19 2011-05-03 Harris Corporation Digital generation of a chaotic numerical sequence
US7921145B2 (en) 2007-05-22 2011-04-05 Harris Corporation Extending a repetition period of a random sequence
US8611530B2 (en) 2007-05-22 2013-12-17 Harris Corporation Encryption via induced unweighted errors
JP4917478B2 (ja) 2007-05-25 2012-04-18 株式会社ケーヒン 乱数発生装置及び車両制御装置
US7995757B2 (en) 2007-05-31 2011-08-09 Harris Corporation Closed galois field combination
US7970809B2 (en) 2007-06-07 2011-06-28 Harris Corporation Mixed radix conversion with a priori defined statistical artifacts
US7962540B2 (en) 2007-06-07 2011-06-14 Harris Corporation Mixed radix number generator with chosen statistical artifacts
US7974413B2 (en) 2007-06-07 2011-07-05 Harris Corporation Spread spectrum communications system and method utilizing chaotic sequence
KR100956494B1 (ko) 2007-06-14 2010-05-07 엘지전자 주식회사 제어신호 전송 방법
US8005221B2 (en) 2007-08-01 2011-08-23 Harris Corporation Chaotic spread spectrum communications system receiver
TWI387236B (zh) 2007-08-31 2013-02-21 Univ Yuan Ze 一種採用循環位移正交鍵之多載波展頻映射裝置、發射機、接收機,及其通訊系統
US7995749B2 (en) 2007-10-30 2011-08-09 Harris Corporation Cryptographic system configured for extending a repetition period of a random sequence
US20090122926A1 (en) 2007-11-13 2009-05-14 Texas Instruments Incorporated Data throughput in an interference-rich wireless environment
US8180055B2 (en) 2008-02-05 2012-05-15 Harris Corporation Cryptographic system incorporating a digitally generated chaotic numerical sequence
US8363830B2 (en) 2008-02-07 2013-01-29 Harris Corporation Cryptographic system configured to perform a mixed radix conversion with a priori defined statistical artifacts
US8040937B2 (en) 2008-03-26 2011-10-18 Harris Corporation Selective noise cancellation of a spread spectrum signal
US8139764B2 (en) 2008-05-06 2012-03-20 Harris Corporation Closed galois field cryptographic system
US8320557B2 (en) 2008-05-08 2012-11-27 Harris Corporation Cryptographic system including a mixed radix number generator with chosen statistical artifacts
US8145692B2 (en) 2008-05-29 2012-03-27 Harris Corporation Digital generation of an accelerated or decelerated chaotic numerical sequence
US8200728B2 (en) 2008-05-29 2012-06-12 Harris Corporation Sine/cosine generator
US8064552B2 (en) 2008-06-02 2011-11-22 Harris Corporation Adaptive correlation
US8068571B2 (en) 2008-06-12 2011-11-29 Harris Corporation Featureless coherent chaotic amplitude modulation
US8159938B2 (en) 2008-06-23 2012-04-17 C.H.E.S.S. Embedded Technology B.V. Broadcast-only distributed wireless network
US8325702B2 (en) 2008-08-29 2012-12-04 Harris Corporation Multi-tier ad-hoc network in which at least two types of non-interfering waveforms are communicated during a timeslot
US7719452B2 (en) 2008-09-23 2010-05-18 Analog Devices, Inc. Pipelined converter systems with enhanced linearity
US8165065B2 (en) 2008-10-09 2012-04-24 Harris Corporation Ad-hoc network acquisition using chaotic sequence spread waveform
US8891756B2 (en) 2008-10-30 2014-11-18 Certicom Corp. Collision-resistant elliptic curve hash functions
US8170082B2 (en) 2008-12-05 2012-05-01 Infineon Technologies Ag Cross-talk mitigation in global navigation satellite systems
US7974146B2 (en) 2008-12-19 2011-07-05 Micron Technology, Inc. Wordline temperature compensation
US8351484B2 (en) 2008-12-29 2013-01-08 Harris Corporation Communications system employing chaotic spreading codes with static offsets
US8406276B2 (en) * 2008-12-29 2013-03-26 Harris Corporation Communications system employing orthogonal chaotic spreading codes
US8457077B2 (en) 2009-03-03 2013-06-04 Harris Corporation Communications system employing orthogonal chaotic spreading codes
US8089856B2 (en) 2009-04-08 2012-01-03 Mitsubishi Electric Research Laboratories, Inc. Zero correlation zone based preamble for oversampled OFDM networks in URWIN
US8428102B2 (en) 2009-06-08 2013-04-23 Harris Corporation Continuous time chaos dithering
US8509284B2 (en) 2009-06-08 2013-08-13 Harris Corporation Symbol duration dithering for secured chaotic communications
US8428103B2 (en) 2009-06-10 2013-04-23 Harris Corporation Discrete time chaos dithering
US8369376B2 (en) 2009-07-01 2013-02-05 Harris Corporation Bit error rate reduction in chaotic communications
US8406352B2 (en) 2009-07-01 2013-03-26 Harris Corporation Symbol estimation for chaotic spread spectrum signal
US8379689B2 (en) 2009-07-01 2013-02-19 Harris Corporation Anti-jam communications having selectively variable peak-to-average power ratio including a chaotic constant amplitude zero autocorrelation waveform
US8385385B2 (en) 2009-07-01 2013-02-26 Harris Corporation Permission-based secure multiple access communication systems
US8340295B2 (en) 2009-07-01 2012-12-25 Harris Corporation High-speed cryptographic system using chaotic sequences
US8363700B2 (en) 2009-07-01 2013-01-29 Harris Corporation Rake receiver for spread spectrum chaotic communications systems
US8428104B2 (en) 2009-07-01 2013-04-23 Harris Corporation Permission-based multiple access communications systems
US8369377B2 (en) 2009-07-22 2013-02-05 Harris Corporation Adaptive link communications using adaptive chaotic spread waveform
US8848909B2 (en) 2009-07-22 2014-09-30 Harris Corporation Permission-based TDMA chaotic communication systems

Also Published As

Publication number Publication date
EP2365653A3 (fr) 2012-02-01
US20110222584A1 (en) 2011-09-15
EP2365653A2 (fr) 2011-09-14
US8345725B2 (en) 2013-01-01

Similar Documents

Publication Publication Date Title
EP2365653B1 (fr) Détection de modèle Markov caché pour ondes de formes à dispersion spectrale
US7974413B2 (en) Spread spectrum communications system and method utilizing chaotic sequence
US8005221B2 (en) Chaotic spread spectrum communications system receiver
US8379689B2 (en) Anti-jam communications having selectively variable peak-to-average power ratio including a chaotic constant amplitude zero autocorrelation waveform
US8369377B2 (en) Adaptive link communications using adaptive chaotic spread waveform
US8542716B2 (en) Continuous time chaos dithering
US8848909B2 (en) Permission-based TDMA chaotic communication systems
US8363700B2 (en) Rake receiver for spread spectrum chaotic communications systems
US20100091700A1 (en) Ad-hoc network acquisition using chaotic sequence spread waveform
US8385385B2 (en) Permission-based secure multiple access communication systems
EP2382725B1 (fr) Système de communications employant des codes d&#39;étalement chaotiques orthogonaux
EP2371077B1 (fr) Système de communications employant des codes d&#39;étalement chaotiques à décalages statiques
US8428103B2 (en) Discrete time chaos dithering
US8406352B2 (en) Symbol estimation for chaotic spread spectrum signal
US8509284B2 (en) Symbol duration dithering for secured chaotic communications
US8457077B2 (en) Communications system employing orthogonal chaotic spreading codes
US8369376B2 (en) Bit error rate reduction in chaotic communications

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20110215

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIC1 Information provided on ipc code assigned before grant

Ipc: H04J 13/00 20110101AFI20111223BHEP

Ipc: H04J 13/10 20110101ALI20111223BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20140102

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 670048

Country of ref document: AT

Kind code of ref document: T

Effective date: 20140615

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602011007124

Country of ref document: DE

Effective date: 20140710

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 670048

Country of ref document: AT

Kind code of ref document: T

Effective date: 20140521

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20140521

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140821

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140921

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140822

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140922

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602011007124

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20150224

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602011007124

Country of ref document: DE

Effective date: 20150224

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150215

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150228

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150228

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20151030

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150302

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20110215

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140521

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230227

Year of fee payment: 13

Ref country code: DE

Payment date: 20230223

Year of fee payment: 13

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230525