EP2030310A2 - Génération de signaux de commande pour un commutateur de rectification synchrone d'un convertisseur indirect - Google Patents
Génération de signaux de commande pour un commutateur de rectification synchrone d'un convertisseur indirectInfo
- Publication number
- EP2030310A2 EP2030310A2 EP07736016A EP07736016A EP2030310A2 EP 2030310 A2 EP2030310 A2 EP 2030310A2 EP 07736016 A EP07736016 A EP 07736016A EP 07736016 A EP07736016 A EP 07736016A EP 2030310 A2 EP2030310 A2 EP 2030310A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- power semiconductor
- integrated circuit
- circuit
- flyback converter
- synchronous rectification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33569—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
- H02M3/33576—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
- H02M3/33592—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- the present invention relates to a circuit arrangement for generating drive signals for a synchronous rectification switch of a flyback converter.
- the present invention further relates to a method for generating at least one drive signal for at least one synchronous rectification switch of at least one flyback converter, in particular at least one actively clamped bidirectional flyback converter.
- This actively clamped bidirectional flyback converter is based on the reference document "Actively-Clamped Bidirectional Flyback Converter” by Gang Chen, Yim-Shu Lee, S. Y. Ron Hui, Dehong Xu, Yousheng Wang, IEEE Transactions on Industrial Electronics, volume 47, number 4, August 2000, pages 770 to 779.
- This converter does not include any current sensors.
- the on-time of the synchronous rectifier switch is taken from the pulse-width- modulator in combination with a "turn-on delay" sub-circuit.
- EP 1 148 624 Al describes an integrated circuit to drive a power M[etal- ]O[xide-]S[emiconductor]F[ield]E[ffect]T[ransistor] acting as synchronous rectifier (cf. also Fabrizio Librizzi, and Pietro Scalia, "STSRx family: Mixed-signal ICs to drive synchronous rectifiers in isolated SMPSs", STMicroelectronics, application note AN1288, July 2000).
- US 6 462 965 Bl discloses a sub-circuit to drive a power MOSFET as synchronous rectifier switch by means of one current transformer per output.
- US 2003/0090914 Al reveals a circuit including a special sub-circuit to drive a power MOSFET as synchronous rectifier by means of a second current shunt sensor.
- Texas Instruments' integrated control circuit type UCC2891 and UCC2897 includes only two time delay functions to control the on-time of the two power semiconductors on the primary converter side (cf. Texas Instruments, UCC2891 Current Mode Active Clamp PWM Controller, data sheet, July 2004; Texas Instruments, UCC2897, Current Mode Active Clamp PWM Controller, data sheet, April 2005).
- the use of synchronous rectifier switches is only illustrated for the application of a forward converter and does not include control circuits for the timing of the synchronous rectifier switches.
- US 6 888 728 B2 includes timing circuits on the secondary side of the transformer.
- the timing circuits include a comparator requiring an additional supply voltage on the secondary side of the power converter. This overall effort of sub-circuits to drive the synchronous rectifier switches on the secondary side of the transformer is very high and generates significant costs.
- the greatest disadvantage of US 6 888 728 B2 is the higher component effort meaning also higher cost.
- JP 2005-198438 A describes a load resonant half-bridge converter with synchronous rectification.
- the component count of this known circuit is very high; apart from that, the load resonant converter includes a second power transformer plus a shunt resistor both generating additional power losses and thus increasing the thermal management effort.
- the greatest disadvantage of JP 2005-198438 A is the use of a second power transformer to monitor the input current of the load resonant circuit on the secondary side of transformer; this generates significant loss in the second power transformer.
- Particular embodiments may result in an improved and simpler thermal management combined with a significant cost reduction as well as with a higher efficiency.
- Advantageous embodiments of the present invention are principally based on the idea to control a synchronous rectifier, more particularly to provide a control circuit for at least one actively clamped bidirectional flyback converter with a synchronous rectifier and with a transformer isolation making use of an oscillating signal which controls the synchronous rectification switch.
- At least part of the flyback converter can be turned-off with a variable delay time.
- the delay time interval is a function of the relative converter power level with minimum delay, which is independent of the power level.
- At least one voltage sensor can measure the drop across the low side switch on the primary side which gives a digital "high" output in case the sensed drain- source voltage of said low side switch is negative due to the fact that the current in said low side switch is flowing from source to drain.
- this digital output of the voltage sensor is ORed with at least one second signal to drive the synchronous rectifier switch.
- Said second signal is a delayed signal of at least one inverse P[ulse-]W[idth]M[odulation] signal.
- a further advantage of certain embodiments of the present invention is that the cost of the circuit to drive the synchronous rectifier MOSFET can be significantly reduced; in addition thereto, also the power losses of the actively clamped bidirectional flyback converter with synchronous rectification can be reduced.
- the latter advantage can be used to reduce the effort for thermal management, i.e. to transfer the heat out of the preferably closed housing of the circuit arrangement of the present invention.
- advantageous embodiments of the present invention enable an improved design freedom for flat displays, such as for L[iquid]C[rystal]D[isplay] T[ele]V[ision]s, enable compact L[ight-]E[mitting]D[iode] lamp drivers with low cooling effort, and improve the functionality of power conversion modules.
- Embodiments of the present invention can be applied in order to improve electronic circuits in consumer products, such as in L[iquid]C[rystal]D[isplay] T[ele]V[ision]s or in L[iquid]C[rystal]D[isplay] computer monitors, in L[ight-]E[mitting]D[iode] lamp drivers, in battery chargers and in battery dischargers.
- Fig. 1 schematically shows a principle diagram of a preferred embodiment of a circuit arrangement according to the present invention being operated according to the method of the present invention
- Fig. 2 schematically shows a principle diagram of qualitative time functions in steady state, referring to the method of the present invention.
- FIG. 1 shows a block diagram of a preferred embodiment of the circuit arrangement 100 according to the present invention.
- the circuit arrangement 100 comprises an actively clamped bidirectional flyback converter with four power semiconductors Ql, Q2, Q3, Q4; each of these power semiconductors Ql, Q2, Q3, Q4 is implemented as a transistor unit, in particular as a metal-oxide semiconductor (MOS) or as a metal-oxide semiconductor field effect transistor (MOSFET).
- MOS metal-oxide semiconductor
- MOSFET metal-oxide semiconductor field effect transistor
- the second transistor Q2 acts as synchronous rectifier;
- the fourth transistor Q4 is a semiconductor switch or active clamping switch designed to actively confine or to actively delimit the voltage load of the synchronous rectification switch Q2.
- a single control circuit generates the driver signals to turn-on and to turn-off all four transistors Ql, Q2, Q3, Q4 of the flyback converter.
- the flyback power converter is addressed because such addressing is the most cost-effective circuit topology being a key feature for the dominant range of applications.
- the so-called power transformer TrI in the flyback converter is practically a coupled inductor; that, and some other functions, is the reason why the flyback converter does not have the disadvantages of switched mode power supplies derived from the forward-based converter topology; the disadvantages of forward-based topologies is the key objective of US 6 888 728 B2 to effectively prevent the generation of through currents in the two series connected synchronous rectifier switches.
- the circuit arrangement 100 according to the present invention has a significant lower effort to generate drive signals for the synchronous rectifier switches being realized by the second transistor Q2 as well as by the fourth transistor Q4. These are practically the gate drive transformer Tr2 (with at least one preconnected driver IC4) and the optocoupler IC5 on the secondary side of the transformer TrI .
- a voltage sensor VS is implemented as a comparator for measuring the voltage drop of the first transistor Ql.
- the voltage sensor VS generates a logic output signal Vn being "1" if the voltage sensor VS measures a negative drain- source voltage of the first transistor Ql, and being "0” if the voltage sensor VS measures a vanishing or positive drain- source voltage of the first transistor Q 1.
- the voltage sensor VS can detect a negative drain-source current at the first transistor Ql.
- a negative current Ii(t) (cf. Fig. 2) is present at least in the time interval from t3 to t5 (cf. Fig. 2) because of the active clamping principle.
- Fig. 1 depicts a first integrated circuit ICl, namely a high voltage driver for power metal-oxide semiconductor field effect transistor (MOSFET) or insulated gate bipolar transistor (IGBT) driver with independent high and low side referenced output channels; the proprietary high voltage insulator coating (HVIC) technology as well as the latch immune complementary metal oxide semiconductor (CMOS) technology enable a ruggedized monolithic construction of said first integrated circuit ICl.
- Q2 are the two input signals of a logic unit L5, said logic unit L5 comprising an OR function.
- Q2 (cf. Fig. 2) being the drive signal to turn-on and to turn-off the second transistor Q2.
- This digital output Vn of the voltage sensor VS is ORed with a second signal to drive the synchronous rectifier switch Q2 wherein this second signal is a delayed signal of the inverse P[ulse-]W[idth]M[odulation] signal; the inverse P[ulse-]W[idth]M[odulation] signal is generated by an inverse P[ulse-]W[idth]M[odulation] unit PWMi being a component of a second integrated circuit IC2, namely of a monolithic timing circuit.
- a shunt resistor is not required to generate the timing signals of the synchronous rectifier switches Q2, Q4. Instead, the negative drain-source voltage of the first transistor Ql is additionally monitored with the voltage sensor to finally determine the on-time of rectifier switch Q2.
- a sixth integrated circuit IC6 namely a three-terminal programmable shunt regulator diode is arranged at the output stage of the circuit arrangement 100.
- This monolithic IC6 voltage reference operates as a low temperature coefficient zener diode being programmable from reference voltage to 36 Volt with at least one external resistor, preferably with two external resistors.
- a seventh integrated circuit IC7 comprising an optocoupler is arranged behind an eighth integrated circuit IC8.
- the second transistor Q2 works as synchronous rectification switch which is turned-off at time point t3 with the falling edge of the output signal of the inverse P[ulse-]W[idth]M[odulation] unit PWMi.
- the third transistor Q3 is also turned-off, and the changing voltage V DS .
- QI (cf. Fig. 2) changes the slope of the current in the second transistor Q2, with said changing voltage V DS .
- QI becoming slightly negative between in the time interval from t4 to t5 (cf. Fig. 2) because of the active clamping principle.
- the second transistor Q2 is turned-off with a variable delay time.
- the delay time interval is a function of the relative converter power level.
- a minimum delay time is adjusted with the second resistor R2 in a time delay circuit TDC in Fig. 1.
- This time delay is independent from the power level.
- Fig. 1 depicts the monolithic timing circuit IC2 providing full compatibility with complementary metal oxide semiconductor (CMOS), transistor-transistor logic (TTL), and metal oxide semiconductor (MOS) logic and - operating at frequencies up to two Megahertz.
- CMOS complementary metal oxide semiconductor
- TTL transistor-transistor logic
- MOS metal oxide semiconductor
- the respective third integrated circuit IC3 providing positive quadruple 2-input AND function is arranged between the first integrated circuit ICl and the time delay circuit TDC as well as behind the time delay circuit TDC.
- the above-identified control technique does not prevent a conduction of the inverse diode of the second transistor Q2 for example from time point t5 to time point t6 in Fig. 2.
- a special control technique generates the drive signal of the synchronous rectifier power semiconductor to be used in the actively clamped bidirectional flyback converter according to the present invention.
- This control technique requires a minimum effort to sense electrical signals.
- the first power semiconductor (Ql) may in particular be at least one first transistor unit, for example at least one first metal-oxide semiconductor (MOS) or at least one first metal-oxide semiconductor field effect transistor (MOSFET).
- the second power semiconductor (Q2) may in particular be at least one second transistor unit, for example at least one second metal-oxide semiconductor (MOS) or at least one second metal-oxide semiconductor field effect transistor (MOSFET).
- the third power semiconductor (Q3) may in particular be at least one third transistor unit, for example at least one third metal-oxide semiconductor (MOS) or at least one third metal-oxide semiconductor field effect transistor (MOSFET).
- the fourth power semiconductor (Q4) may in particular be at least one fourth transistor unit, for example at least one fourth metal-oxide semiconductor (MOS) or at least one fourth metal-oxide semiconductor field effect transistor (MOSFET).
- the transformer unit (TrI) may in particular be at least one power transformer.
- the drive signal for the synchronous rectification switch may be generated as a function of at least one oscillating signal controlling the synchronous rectification switch, of at least one constant delay time, of at least one variable delay time, in particular of the detection of the current Il(t) in the primary winding of the transformer unit (TrI) generating the variable delay time, and of at least one Boolean OR function, in particular provided by at least one logic unit (L5).
- the first integrated circuit (ICl) may in particular be at least one high voltage driver of power metal-oxide semiconductor field effect transistor (MOSFET) or insulated gate bipolar transistor (IGBT) driver.
- the second integrated circuit (IC2) may in particular be at least one timing circuit, for example at least one monolithic timing circuit.
- the fourth integrated circuit (IC4) may in particular be at least one diode or driver, for example by at least one rectification diode.
- the fifth integrated circuit (IC5) may in particular be at least one optocoupler unit.
- the sixth integrated circuit (IC6) may in particular be at least one programmable shunt regulator diode, for example at least one three-terminal programmable shunt regulator diode.
- the seventh integrated circuit (IC7) may in particular be at least one optocoupler.
- ICl first integrated circuit
- MOSFET metal-oxide semiconductor field effect transistor
- IGBT insulated gate bipolar transistor
- timing circuit for example monolithic timing circuit IC3 third integrated circuit, in particular providing positive quadruple 2-input AND function
- IC4 fourth integrated circuit in particular diode or driver, for example rectification diode
- IC5 fifth integrated circuit in particular optocoupler IC6 sixth integrated circuit, in particular programmable shunt regulator diode, for example three-terminal programmable shunt regulator diode
- IC7 seventh integrated circuit in particular optocoupler or optocoupling unit
- Ll first logic unit, in particular comprising AND function
- L2 second logic unit in particular comprising AND function
- L3 third logic unit in particular comprising AND function
- L4 fourth logic unit in particular comprising AND function L5 fifth logic unit, in particular comprising OR function
- Ql first power semiconductor in particular first transistor unit, for example first metal-oxide semiconductor (MOS) or first metal-oxide semiconductor field effect transistor
- Q2 second power semiconductor in particular second transistor unit, for example second metal-oxide semiconductor (MOS) or second metal-oxide semiconductor field effect transistor (MOSFET), of flyback converter Q3 third power semiconductor, in particular third transistor unit, for example third metal-oxide semiconductor (MOS) or third metal-oxide semiconductor field effect transistor
- MOS metal-oxide semiconductor
- MOSFET metal-oxide semiconductor field effect transistor
- Q4 fourth power semiconductor, in particular fourth transistor unit for example fourth metal-oxide semiconductor (MOS) or fourth metal-oxide semiconductor field effect transistor (MOSFET), of flyback converter
- MOS metal-oxide semiconductor
- MOSFET metal-oxide semiconductor field effect transistor
- TDC time delay circuit TrI first transformer unit in particular power transformer
- Tr2 second transformer unit in particular gate drive transformer
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
- Rectifiers (AREA)
- Control Of Eletrric Generators (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07736016A EP2030310B1 (fr) | 2006-05-29 | 2007-05-25 | Génération de signaux de commande pour un commutateur de rectification synchrone d'un convertisseur indirect |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06114605 | 2006-05-29 | ||
PCT/IB2007/051980 WO2007138537A2 (fr) | 2006-05-29 | 2007-05-25 | Génération de signaux de commande pour un commutateur de rectification synchrone d'un convertisseur indirect |
EP07736016A EP2030310B1 (fr) | 2006-05-29 | 2007-05-25 | Génération de signaux de commande pour un commutateur de rectification synchrone d'un convertisseur indirect |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2030310A2 true EP2030310A2 (fr) | 2009-03-04 |
EP2030310B1 EP2030310B1 (fr) | 2011-01-12 |
Family
ID=38586135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP07736016A Ceased EP2030310B1 (fr) | 2006-05-29 | 2007-05-25 | Génération de signaux de commande pour un commutateur de rectification synchrone d'un convertisseur indirect |
Country Status (9)
Country | Link |
---|---|
US (1) | US8279637B2 (fr) |
EP (1) | EP2030310B1 (fr) |
JP (1) | JP5285602B2 (fr) |
KR (1) | KR20090014307A (fr) |
CN (1) | CN101461122B (fr) |
AT (1) | ATE495571T1 (fr) |
DE (1) | DE602007011925D1 (fr) |
TW (1) | TWI443954B (fr) |
WO (1) | WO2007138537A2 (fr) |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI382643B (zh) * | 2008-07-18 | 2013-01-11 | Spi Electronic Co Ltd | With synchronous control of the return-type circuit |
CN101951175A (zh) * | 2010-08-17 | 2011-01-19 | 深圳市核达中远通电源技术有限公司 | 一种反激同步整流控制电路 |
TWI416127B (zh) * | 2010-12-16 | 2013-11-21 | Infinno Technology Corp | 輸入功率之效率量測方法 |
US9595874B2 (en) | 2012-04-12 | 2017-03-14 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for regulating power conversion systems with output detection and synchronized rectifying mechanisms |
US10622902B2 (en) | 2012-04-12 | 2020-04-14 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for regulating power conversion systems with output detection and synchronized rectifying mechanisms |
US9263963B2 (en) * | 2012-06-29 | 2016-02-16 | Intersil Americas LLC | Current-responsive active rectification for a power supply operable in a discontinuous mode |
US8743565B2 (en) * | 2012-07-27 | 2014-06-03 | Flextronics Ap, Llc | High power converter architecture |
CN102969912B (zh) * | 2012-10-23 | 2014-08-13 | 矽力杰半导体技术(杭州)有限公司 | 控制和驱动电路及方法 |
US9605860B2 (en) | 2012-11-02 | 2017-03-28 | Flextronics Ap, Llc | Energy saving-exhaust control and auto shut off system |
US9660540B2 (en) | 2012-11-05 | 2017-05-23 | Flextronics Ap, Llc | Digital error signal comparator |
US9374011B2 (en) | 2013-01-22 | 2016-06-21 | Power Integrations, Inc. | Secondary controller for use in synchronous flyback converter |
US9323267B2 (en) | 2013-03-14 | 2016-04-26 | Flextronics Ap, Llc | Method and implementation for eliminating random pulse during power up of digital signal controller |
US9494658B2 (en) | 2013-03-14 | 2016-11-15 | Flextronics Ap, Llc | Approach for generation of power failure warning signal to maximize useable hold-up time with AC/DC rectifiers |
US9369000B2 (en) | 2013-03-15 | 2016-06-14 | Flextronics Ap, Llc | Sweep frequency for multiple magnetic resonant power transmission using alternating frequencies |
KR102230495B1 (ko) | 2013-12-20 | 2021-03-19 | 솔루엠 (허페이) 세미컨덕터 씨오., 엘티디. | 전원 공급 장치 |
CN105099230B (zh) | 2014-04-16 | 2018-07-31 | 华为技术有限公司 | 谐振变换器和其同步整流变换电路 |
JP6745585B2 (ja) * | 2015-03-02 | 2020-08-26 | 富士電機株式会社 | スイッチング電源装置 |
US9716437B2 (en) | 2015-12-18 | 2017-07-25 | Champion Microelectronic Corporation | Power converter for a switching power supply and manner of operation thereof |
US9912245B2 (en) * | 2016-02-29 | 2018-03-06 | Toyota Motor Engineering & Manufacturing North America, Inc. | Synchronous rectifier control method for a non-isolated DC/DC converter having a transformer with cross connected capacitors |
US10103633B1 (en) * | 2017-08-31 | 2018-10-16 | Dialog Semiconductor (Uk) Limited | Switching converter with power level selection |
CN109587876B9 (zh) * | 2018-11-20 | 2021-05-25 | 深圳市崧盛电子股份有限公司 | 自适应无损吸收无桥单级多路输出led驱动电源 |
CN111146961B (zh) * | 2020-01-20 | 2022-04-12 | 昂宝电子(上海)有限公司 | 用于控制同步整流系统的控制电路及方法 |
CN111697838B (zh) | 2020-05-29 | 2023-09-26 | 昂宝电子(上海)有限公司 | 同步整流控制电路、方法和开关电源系统 |
KR102482001B1 (ko) * | 2020-11-17 | 2022-12-27 | 엘지이노텍 주식회사 | 컨버터 및 컨버터 제어방법 |
CN112994465B (zh) * | 2021-02-08 | 2024-04-26 | 康舒科技股份有限公司 | 电源供应装置及其控制方法 |
CN112821727B (zh) | 2021-03-11 | 2022-06-28 | 昂宝电子(上海)有限公司 | 开关电源系统 |
CN113472211B (zh) | 2021-07-07 | 2022-12-23 | 昂宝电子(上海)有限公司 | 反激式开关电源及其同步整流控制器 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5057986A (en) | 1990-03-12 | 1991-10-15 | Unisys Corporation | Zero-voltage resonant transition switching power converter |
US5402329A (en) | 1992-12-09 | 1995-03-28 | Ernest H. Wittenbreder, Jr. | Zero voltage switching pulse width modulated power converters |
JP2795217B2 (ja) * | 1995-06-01 | 1998-09-10 | 日本電気株式会社 | 同期整流方式コンバータ |
DE19828038A1 (de) * | 1998-06-24 | 1999-12-30 | Philips Corp Intellectual Pty | Schaltnetzteil |
US6091616A (en) * | 1998-10-21 | 2000-07-18 | Lucent Technologies Inc. | Drive compensation circuit for synchronous rectifier and method of operating the same |
US6961253B1 (en) * | 1999-10-08 | 2005-11-01 | Lambda Electronics | Drive circuits for synchronous rectifiers |
US6104623A (en) * | 1999-10-21 | 2000-08-15 | Lucent Technologies, Inc. | Multiple output converter having secondary regulator using self-driven synchronous rectifiers |
FR2803453B1 (fr) * | 2000-01-03 | 2002-03-29 | Cit Alcatel | Redresseur synchrone auto-commande |
DE60035100T2 (de) | 2000-04-10 | 2008-01-31 | Stmicroelectronics S.R.L., Agrate Brianza | Verfahren und Vorrichtung zur digitalen Kontrolle der Ausschaltzeit der Synchrongleichrichter für Schaltnetzteile mit isolierten Topologien |
JP4395881B2 (ja) | 2000-09-06 | 2010-01-13 | Tdkラムダ株式会社 | スイッチング電源装置の同期整流回路 |
US6674658B2 (en) * | 2001-02-09 | 2004-01-06 | Netpower Technologies, Inc. | Power converter including circuits for improved operational control of synchronous rectifiers therein |
US6650552B2 (en) | 2001-05-25 | 2003-11-18 | Tdk Corporation | Switching power supply unit with series connected converter circuits |
US6671189B2 (en) | 2001-11-09 | 2003-12-30 | Minebea Co., Ltd. | Power converter having primary and secondary side switches |
US6563719B1 (en) * | 2002-04-09 | 2003-05-13 | Bel-Fuse, Inc. | Self-driven synchronous rectification scheme |
JP2004140959A (ja) * | 2002-10-21 | 2004-05-13 | Toyota Motor Corp | 双方向dc−dcコンバータ |
US7116562B2 (en) * | 2002-11-19 | 2006-10-03 | Cosel Co., Ltd. | Synchronous rectification switching power supply |
US20040125621A1 (en) * | 2002-12-30 | 2004-07-01 | Ta-Yung Yang | Synchronous rectifier of flyback power converter |
JP4449461B2 (ja) | 2004-01-08 | 2010-04-14 | サンケン電気株式会社 | スイッチング電源装置および電流共振型コンバータ |
US6995991B1 (en) * | 2004-07-20 | 2006-02-07 | System General Corp. | PWM controller for synchronous rectifier of flyback power converter |
CN2764050Y (zh) * | 2004-12-02 | 2006-03-08 | 成都迈科高技术开发有限责任公司 | 基于谐振开关技术的单端反激直流-直流变换器 |
US7751213B2 (en) * | 2008-05-20 | 2010-07-06 | Harris Corporation | Self-driven synchronous rectifier |
-
2007
- 2007-05-25 DE DE602007011925T patent/DE602007011925D1/de active Active
- 2007-05-25 JP JP2009512738A patent/JP5285602B2/ja not_active Expired - Fee Related
- 2007-05-25 EP EP07736016A patent/EP2030310B1/fr not_active Ceased
- 2007-05-25 WO PCT/IB2007/051980 patent/WO2007138537A2/fr active Application Filing
- 2007-05-25 KR KR1020087031852A patent/KR20090014307A/ko not_active Application Discontinuation
- 2007-05-25 CN CN2007800201795A patent/CN101461122B/zh not_active Expired - Fee Related
- 2007-05-25 AT AT07736016T patent/ATE495571T1/de not_active IP Right Cessation
- 2007-05-25 US US12/302,032 patent/US8279637B2/en not_active Expired - Fee Related
- 2007-05-28 TW TW096119069A patent/TWI443954B/zh not_active IP Right Cessation
Non-Patent Citations (1)
Title |
---|
See references of WO2007138537A2 * |
Also Published As
Publication number | Publication date |
---|---|
JP5285602B2 (ja) | 2013-09-11 |
KR20090014307A (ko) | 2009-02-09 |
US20090207637A1 (en) | 2009-08-20 |
TWI443954B (zh) | 2014-07-01 |
CN101461122A (zh) | 2009-06-17 |
WO2007138537A3 (fr) | 2008-02-14 |
EP2030310B1 (fr) | 2011-01-12 |
WO2007138537A2 (fr) | 2007-12-06 |
CN101461122B (zh) | 2012-06-20 |
TW200820566A (en) | 2008-05-01 |
US8279637B2 (en) | 2012-10-02 |
JP2009539341A (ja) | 2009-11-12 |
ATE495571T1 (de) | 2011-01-15 |
DE602007011925D1 (de) | 2011-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8279637B2 (en) | Generating drive signals for a synchronous rectification switch of a flyback converter | |
JP4436329B2 (ja) | 電力スイッチングデバイス用の絶縁ゲートドライバ回路 | |
US6262564B1 (en) | Driver for a controllable switch in a power converter | |
WO2015062554A1 (fr) | Appareil, système et procédé de résonance réglable pour des convertisseurs de puissance | |
US8724352B2 (en) | Power supply apparatus driving circuit, power supply apparatus driving integrated circuit, and power supply apparatus | |
US7948775B2 (en) | Duty-cycle-controlled half-bridge resonant converter | |
US9935547B2 (en) | System and method for a switched-mode power supply | |
KR20100130161A (ko) | 다상 부스트 컨버터와 그 작동방법 | |
US9912241B2 (en) | System and method for a cascode switch | |
JP2006121885A (ja) | 同期整流器を有するフライバックコンバータ | |
JP5040268B2 (ja) | スイッチング電源装置 | |
KR100593926B1 (ko) | 동기 정류기를 갖는 플라이백 컨버터 | |
Rodriguez et al. | A novel adaptive synchronous rectification system for low output voltage isolated converters | |
EP1855381A1 (fr) | Unité de commande pour un convertisseur à demi-pont | |
US6023158A (en) | Switch drive controller, method of operation thereof and power converter employing the same | |
US20230261646A1 (en) | Controller of power transisor and control method thereof | |
Qu et al. | A 2.8-MHz 96.1%-peak-efficiency 1.4-μs-settling-time fully soft-switched LED driver with 0.08–1 dimming range | |
De Rooij et al. | Development of a 1 MHz MOSFET gate-driver for integrated converters | |
KR100813844B1 (ko) | Nand 게이트를 이용한 비대칭 제어 dc-dc 컨버터 | |
CN112968611B (zh) | 控制电路以及应用其的开关电源 | |
WO2024166498A1 (fr) | Dispositif de conversion de puissance | |
JP2016192857A (ja) | 同期整流回路 | |
JP2024049218A (ja) | 半導体駆動回路及び電力変換装置 | |
JP4717621B2 (ja) | 電源回路 | |
JP2006136042A (ja) | 電源回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20081229 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK RS |
|
DAX | Request for extension of the european patent (deleted) | ||
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V. |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 602007011925 Country of ref document: DE Date of ref document: 20110224 Kind code of ref document: P |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602007011925 Country of ref document: DE Effective date: 20110224 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20110112 |
|
LTIE | Lt: invalidation of european patent or patent extension |
Effective date: 20110112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110423 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110512 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110413 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110512 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110412 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 |
|
26N | No opposition filed |
Effective date: 20111013 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110531 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110531 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110531 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602007011925 Country of ref document: DE Effective date: 20111013 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110525 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110525 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110112 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 602007011925 Country of ref document: DE Owner name: PHILIPS GMBH, DE Free format text: FORMER OWNER: PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH, 20099 HAMBURG, DE Effective date: 20140327 Ref country code: DE Ref legal event code: R081 Ref document number: 602007011925 Country of ref document: DE Owner name: PHILIPS LIGHTING HOLDING B.V., NL Free format text: FORMER OWNER: PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH, 20099 HAMBURG, DE Effective date: 20140327 Ref country code: DE Ref legal event code: R081 Ref document number: 602007011925 Country of ref document: DE Owner name: PHILIPS DEUTSCHLAND GMBH, DE Free format text: FORMER OWNER: PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH, 20099 HAMBURG, DE Effective date: 20140327 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: CD Owner name: PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH, DE Effective date: 20141126 Ref country code: FR Ref legal event code: CD Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., NL Effective date: 20141126 Ref country code: FR Ref legal event code: CA Effective date: 20141126 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 602007011925 Country of ref document: DE Representative=s name: MEISSNER, BOLTE & PARTNER GBR, DE Ref country code: DE Ref legal event code: R081 Ref document number: 602007011925 Country of ref document: DE Owner name: PHILIPS GMBH, DE Free format text: FORMER OWNER: PHILIPS DEUTSCHLAND GMBH, 20099 HAMBURG, DE Ref country code: DE Ref legal event code: R082 Ref document number: 602007011925 Country of ref document: DE Representative=s name: MEISSNER BOLTE PATENTANWAELTE RECHTSANWAELTE P, DE Ref country code: DE Ref legal event code: R081 Ref document number: 602007011925 Country of ref document: DE Owner name: PHILIPS LIGHTING HOLDING B.V., NL Free format text: FORMER OWNER: PHILIPS DEUTSCHLAND GMBH, 20099 HAMBURG, DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 10 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20161006 AND 20161012 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 602007011925 Country of ref document: DE Representative=s name: MEISSNER BOLTE PATENTANWAELTE RECHTSANWAELTE P, DE Ref country code: DE Ref legal event code: R081 Ref document number: 602007011925 Country of ref document: DE Owner name: PHILIPS LIGHTING HOLDING B.V., NL Free format text: FORMER OWNER: PHILIPS GMBH, 20099 HAMBURG, DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20170530 Year of fee payment: 11 Ref country code: GB Payment date: 20170530 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20170731 Year of fee payment: 11 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602007011925 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20180525 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180525 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181201 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180531 |