EP1673857B1 - Amplificateur de signal de donnees et processeur a gains de signal multiple destines a augmenter la plage de signal dynamique - Google Patents

Amplificateur de signal de donnees et processeur a gains de signal multiple destines a augmenter la plage de signal dynamique Download PDF

Info

Publication number
EP1673857B1
EP1673857B1 EP04794880A EP04794880A EP1673857B1 EP 1673857 B1 EP1673857 B1 EP 1673857B1 EP 04794880 A EP04794880 A EP 04794880A EP 04794880 A EP04794880 A EP 04794880A EP 1673857 B1 EP1673857 B1 EP 1673857B1
Authority
EP
European Patent Office
Prior art keywords
signal
values
circuitry
sample
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP04794880A
Other languages
German (de)
English (en)
Other versions
EP1673857A4 (fr
EP1673857A2 (fr
Inventor
Pieter Gerhard Roos
Edward Seppi
Richard Colbeth
Gary Virshup
Ivan Petrov Mollov
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Varian Medical Systems Inc
Original Assignee
Varian Medical Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Varian Medical Systems Inc filed Critical Varian Medical Systems Inc
Publication of EP1673857A2 publication Critical patent/EP1673857A2/fr
Publication of EP1673857A4 publication Critical patent/EP1673857A4/fr
Application granted granted Critical
Publication of EP1673857B1 publication Critical patent/EP1673857B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/18—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging

Definitions

  • the present invention relates to analog amplifiers for pre-amplifying low level charge-based signals, and in particular, to amplifier and processor circuits with analog preamplifier circuits and analog-to-digital (ADC) conversion circuits.
  • ADC analog-to-digital
  • High dynamic signal range is a key parameter for many types of circuits. This is particularly true in the area of flat panel x-ray imaging systems. As is well known in the art, such systems use a detector cassette containing a scintillation layer that absorbs and converts impinging x-ray photons to visible light photons for detection by photosensitive elements that are also within the detector array. As is further well known, such a detector array contains a two dimensional array of microscopic squares referred to as picture elements, or "pixels". Each pixel includes an addressable photosensitive element, such as a photodiode and switching transistor combination. From such circuitry individual pixel data signals, generally in the form of charge based signals, are provided for amplification and further processing. (Further discussion of this type of imaging system can be found in U.S. Patent No. 5,970,115 , entitled “Multiple Mode Digital X-Ray Imaging System”.)
  • data signal amplification and processing circuitry uses multiple signal gains for increasing dynamic signal range.
  • An incoming data signal is processed in accordance with multiple signal gains.
  • the resultant signals have multiple signal values which are compared to predetermined lower and higher thresholds.
  • the desired output signal is: the maximum sample signal value when the maximum value fails to traverse a predetermined lower threshold; the minimum sample signal value when an adjacent larger one of the plurality of sample signal values traverses a predetermined higher threshold; a smaller of mutually adjacent ones of a pair of the plurality of sample signal values when a larger one of the pair of sample signal values traverses the predetermined higher threshold and the smaller value fails to traverse the predetermined lower threshold; and a combination of the smaller and larger ones of the pair of sample signal values when the larger value traverses the predetermined lower threshold and fails to traverse the predetermined higher threshold.
  • data signal amplification and processing circuitry with multiple signal gains for increasing dynamic signal range includes a signal node, amplification circuitry, sampling circuitry and processing circuitry.
  • the signal node is to convey an input signal having an input signal value.
  • the amplification circuitry is coupled to the signal node, includes a variable signal gain responsive to at least one gain control signal having a plurality of values, and is responsive to the input signal by providing an intermediate signal having a plurality of values corresponding to the plurality of gain control signal values.
  • the sampling circuitry is coupled to the amplification circuitry and responsive to a sampling control signal by sampling the intermediate signal to provide a sample signal having a plurality of values which include at least a maximum and a minimum, and correspond to the plurality of intermediate signal values.
  • the processing circuitry is coupled to the sampling circuitry and responsive to one or more processing control signals by processing the sample signal to provide a processed signal having a value corresponding to the input signal value, wherein the processed signal value represents: the maximum sample signal value when the maximum value fails to traverse a predetermined lower threshold; the minimum sample signal value when an adjacent larger one of the plurality of sample signal values traverses a predetermined higher threshold; a smaller of mutually adjacent ones of a pair of the plurality of sample signal values when a larger one of the pair of sample signal values traverses the predetermined higher threshold and the smaller value fails to traverse the predetermined lower threshold; and a combination of the smaller and larger ones of the pair of sample signal values when the larger value traverses the predetermined lower threshold and fails to traverse the predetermined
  • data signal amplification and processing circuitry with multiple signal gains for increasing dynamic signal range includes amplifier means, sampling means and processor means.
  • the amplifier means includes variable signal gain and is for receiving an input signal having an input signal value and at least one gain control signal having a plurality of values, and in response thereto generating an intermediate signal having a plurality of values corresponding to the plurality of gain control signal values.
  • the sampling means is for receiving a sampling control signal and in response thereto sampling the intermediate signal and generating a sample signal having a plurality of values which include at least a maximum and a minimum, and correspond to the plurality of intermediate signal values.
  • the processor means is for receiving one or more processing control signals and in response thereto processing the sample signal and generating a processed signal having a value corresponding to the input signal value, wherein the processed signal value represents: the maximum sample signal value when the maximum value fails to traverse a predetermined lower threshold; the minimum sample signal value when an adjacent larger one of the plurality of sample signal values traverses a predetermined higher threshold; a smaller of mutually adjacent ones of a pair of the plurality of sample signal values when a larger one of the pair of sample signal values traverses the predetermined higher threshold and the smaller value fails to traverse the predetermined lower threshold; and a combination of the smaller and larger ones of the pair of sample signal values when the larger value traverses the predetermined lower threshold and fails to traverse the predetermined higher threshold.
  • a method of data signal amplification and processing with multiple signal gains for increasing dynamic signal range includes:
  • Figure 1 is a schematic diagram of data signal amplification and processing circuitry with multiple signal gains for increasing dynamic signal range in accordance with one embodiment of the presently claimed invention.
  • Figure 2 is a signal timing diagram of timing and control signals for the circuit of Figure 1 .
  • Figure 3 is a functional block diagram of one example of processing circuitry suitable for use with the circuit of Figure 1 .
  • Figure 4 is a graph of measured digital value versus analog input value for the circuit of Figure 1 .
  • Figure 5 is a graph of calculated digital value versus analog input value in accordance with the presently claimed invention.
  • Figure 5A is a graph depicting processing of more than two signal samples in accordance with the presently claimed invention.
  • Figure 6 is a schematic diagram of the linear amplifier portion of a circuit in accordance with an alternative embodiment of the presently claimed invention.
  • Figure 7 is a schematic diagram of the linear amplifier portion of a circuit in accordance with another alternative embodiment of the presently claimed invention.
  • Figure 8 is a schematic and signal timing diagram of the input circuitry for a circuit in accordance with another alternative embodiment of the presently claimed invention.
  • signal may refer to one or more currents, one or more voltages, or a data signal.
  • the presently claimed invention uses charge-to-voltage conversion in a pre-amplification stage with multiple selectable conversion factors, or gains, to achieve increased dynamic range in data signal acquisition.
  • the charge of each pixel signal is read and converted to a voltage in a high gain mode of the pre-amplification stage, and then read and converted again in a lower gain mode. Both voltages are converted to corresponding digital values by common ADC circuitry, following which downstream signal processing circuitry rescales and combines, as appropriate, these digital values to produce a single pixel signal value.
  • data signal amplification and processing circuitry 10 with multiple signal gains for increasing dynamic signal range in accordance with one embodiment of the presently claimed invention includes a linear amplifier stage 12, a sample and hold stage 14 and an ADC stage 16, all interconnected substantially as shown.
  • the linear amplifier stage 12 includes a differential amplifier X1 and feedback capacitance circuitry including capacitors C1 and C2, and switches S1 and S2.
  • switches S1, S2 are generally designed as pass transistors or transmission gates (dual pass transistors connected in parallel).
  • the primary feedback capacitor C1 instead of being a fixed capacitance, can be a variable capacitance (e.g., varactor) controlled by an additional gain control signal (not shown).
  • Switch S1 is a reset switch which when closed, with switch S2 also closed, resets the circuit by discharging both capacitors C1, C2.
  • Input circuitry in the form of capacitors C3 and C4 are represented to identify any finite stray capacitance (C3) and capacitance C4 of the subject pixel for which electrical charge is being converted to a voltage.
  • the sample and hold circuitry 14 includes a serially coupled switch S3, a resistor R1 and a shunt capacitor C5.
  • the ADC circuitry 16 includes an ADC U1 which converts the analog voltage across capacitor C5 to a digital signal 11, e.g., 14-bits wide.
  • the resulting voltage signal at the output 13 of the amplifier X1 is sampled by activating sample signal 9s, thereby closing switch S3 and causing shunt capacitor C5 to charge to the same voltage.
  • the convert signal 9c is activated, thereby causing the voltage across capacitor C5 to be converted to its digital equivalent as a multi-bit digital signal 11.
  • a zero sample is acquired first, whereby the reset voltage at the output 13 of the amplifier 12, following reset (with the feedback capacitors C1, C2 discharged), is sampled and stored across the shunt sample and hold capacitor C5, following which the convert signal 9c causes such voltage (approximately, though not necessarily exactly, equal to zero) to be converted to its digital equivalent as a "zero" digital signal 11.
  • CDS correlated double sampling
  • the low gain control signal 91 is activated, thereby closing switch S2 and placing capacitor C2 in parallel with capacitor C1, and causing the amplifier stage 12 to operate in its low gain mode.
  • the electrical charge initially transferred from the pixel capacitance C4 and stored on the high gain capacitor C1 is now shared between both feedback capacitors C1, C2, according to the ratio of their respective capacitance values. This results in a lower voltage across these capacitors together C1, C2, thereby also reducing the voltage at the output 13 of the amplifier stage 12.
  • This lower voltage is sampled by the sample and hold circuit 14, following which the sampled voltage across shunt capacitor C5 is converted by the ADC U1 to its digital signal 11 counterpart.
  • subsequent processing of the digitized sample signal 11 uses the above-discussed three signal values, "zero" signal sample, high gain mode signal sample, and low gain mode signal sample, to construct a final pixel signal 29.
  • the low gain pixel values are transformed to a set of equivalent high gain values. This is done by multiplication of the low gain pixel value by a transformation factor larger than unity. This can be considered as a form of decompression of the low gain pixel values to their equivalent high gain values. For those values where the actual high gain data are compromised due to electronic signal saturation, such digital values would be produced which are much larger than those which the actual high gain mode of operation is capable of producing.
  • pixel data values acquired in the high gain mode are tested against a threshold value T that, a priori , is known to avoid saturation of the electronic components in the signal path during the high gain mode of operation.
  • a threshold value T that, a priori , is known to avoid saturation of the electronic components in the signal path during the high gain mode of operation.
  • the high gain values are used as the final pixel values.
  • the transformed low gain values are used as the final pixel data values.
  • the digitized pixel data 11 is multiplexed with a multiplexor 22 controlled by a select signal 21s for selective storage in a memory 24.
  • the "zero" data 23z is stored in a "zero" data section 24z
  • the high gain mode data 23h is stored in a high gain mode section 24h
  • the low gain mode data 231 is stored in a low gain mode data section 241.
  • Some form of subtraction circuitry 26h, 261 is used to subtract the stored "zero" data 25z from the stored high 25h and low 251 gain mode data to produce (in accordance with conventional CDS techniques, as discussed above) corrected high 27h and low 271 gain mode pixel data.
  • These high 27h and low 271 gain mode pixel data are provided to a data comparison stage 30 and data combining stage 32, as well as to an output multiplexor 28. These data 27h, 271 are compared to the lower 211 and higher 21h threshold values, as discussed above (and in further detail below) to produce a multiplexor control signal 31 for the output multiplexor 28. These data 27h, 271 are also combined in the combining stage 32 as a function of the lower 211 and higher 21h threshold data values (discussed in more detail below) to produce a combined data signal 33. In accordance with the control signal 31, one of these data signals 27h, 271, 33 is then selected as the final pixel data signal 29.
  • FIGS. 4 and 5 operation of the circuitry of Figures 1 and 3 can be better understood.
  • the graphs in these figures represent an example of an operating scenario where a 14-bit ADC converts the incoming pixel signal values such that the low gain mode of operation uses a gain which is 1/4 of the gain used in the high gain mode of operation. Accordingly, reconstruction of the low gain values to their respective equivalent high gain values would require a simple multiplication by a factor (e.g., "gain ratio") of four.
  • the recombination operates in three regions. In Region 1, the final pixel value will equal the pixel value acquired during the high gain mode of operation.
  • the final pixel value will equal the pixel value acquired during the low gain mode of operation multiplied by the inverse (4) of the gain reduction factor (1/4).
  • the system e.g., image processing computer
  • the system has the option of using an intelligent combination of the two values (due to high and low gain modes of operation) per pixel, thereby avoiding image artifacts that may otherwise result due to abrupt changes in pixel data signal gain.
  • the point of reference would normally be considered to have a null (e.g., zero) value and the "higher” threshold would have a magnitude greater than that of the "lower” threshold, with it being immaterial whether the thresholds themselves were positive or negative in polarity.
  • the first signal sample S1 is compared to the thresholds 21h, 211 to determine whether such signal sample S1 has a value in region 1, 2 or 3. If this signal sample S1, which has the maximum signal sample value, is in region 1, i.e., is less than the lower threshold, this signal sample S1 provides the basis for the final pixel signal 29. If this signal sample S1 is in region 3, its value is not used in generating the final pixel signal 29. If this signal sample S1 lies in region 2, then it is selectively combined with the value of the next signal sample S2, in conformance with the discussion above. This comparison process is repeated for the remaining signal samples S2, S3, S4 in succession. With respect to the final signal sample S4, in the event that preceding signal sample S3 has a value in region 3, then this last signal sample S4, being the minimum signal sample, is used for generating the final pixel signal 29.
  • the input amplifier stage 12a can be implemented such that the charge-to-voltage conversion stage has a single signal gain associated with it. Accordingly, a single feedback capacitance C1 is used (along with a reset switch S1, as discussed above). Variable gain for the stage 12a as a whole is provided by another amplifier X2 having a variable signal gain (many types of which are well known to and readily implemented by one of ordinary skill in the art). The voltage signal 13a is processed by this second amplifier X2 using multiple gain settings for the amplifier X2 according to a gain control signal 9g (e.g., similar to signal 91).
  • a gain control signal 9g e.g., similar to signal 91.
  • the voltage signal 13a can be processed by the second amplifier X2 using a higher gain setting, with the resulting output signal 13b sampled by the sample and hold circuitry 14. Subsequently, the gain of the second amplifier X2, in accordance with the gain control signal 9g, can be reduced for amplifying the input voltage signal 13a to produce a lower-valued voltage signal 13b for sampling by the sample and hold circuitry 14.
  • FIG. 7 another alternative embodiment of the presently claimed invention also has a modified charge-to-voltage conversion circuit 12b.
  • a single feedback capacitance C1 is used and an additional resistance r2 is placed in series with the reset switch S1.
  • the gain of the amplifier stage 12b is controlled, i.e., varied, by activating the reset switch S1 for a short time interval (i.e., less time than that needed to fully discharge the capacitance C1) in between the first and second signal sample pulses of the sample control signal 9s ( Figure 2 ).
  • FIG. 8 another alternative embodiment of the presently claimed invention provides for variable gain within the signal path by controlling the amount of electrical charge, i.e., the input signal, acquired from the pixel capacitance C4 prior to the signal sampling pulses of the sampling control signal 9s.
  • the initial pulse P1 of the pixel sampling control signal 9p will have a short pulse duration (i.e., TFT switch s4 is activated, or turned on, for a short time interval), thereby causing only a portion of the pixel charge from capacitance C4 to be shared with capacitance C1 in the amplifier 12c.
  • the initial signal sampling interval would form the low gain mode of operation.
  • the subsequent pixel sampling signal 9p pulse P2 would be of sufficient duration so as to allow for fuller sharing of the pixel charge, thereby causing the mode of operation during the second signal sampling interval to be the high gain mode of operation.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Analogue/Digital Conversion (AREA)
  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
  • Amplifiers (AREA)
  • Control Of Amplification And Gain Control (AREA)
  • Television Systems (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
  • Electronic Switches (AREA)

Claims (16)

  1. Appareil comprenant une amplification de signal de données et un circuit de traitement à gain de signal multiple, comportant :
    un noeud de signal pour transporter un signal d'entrée possédant une valeur de signal d'entrée ;
    un circuit d'amplification (12) couplé audit noeud de signal, comprenant un gain de signal variable sensible au moins à un signal de contrôle de gain (91) possédant une pluralité de valeurs, et sensible audit signal d'entrée pour délivrer un signal intermédiaire (13) possédant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal de contrôle de gain ;
    un circuit d'échantillonnage (S3) couplé audit circuit d'amplification et sensible à un signal de contrôle d'échantillonnage (9s) en échantillonnant ledit signal intermédiaire pour délivrer un signal échantillon possédant une pluralité de valeurs qui comprennent au moins un maximum et un minimum, et correspondent à ladite pluralité de valeurs de signal intermédiaire ; et
    un circuit de traitement (16, 20) couplé audit circuit d'échantillonnage et sensible à un ou plusieurs signaux de contrôle de traitement pour traiter ledit signal échantillon afin de délivrer un signal traité possédant une valeur correspondant à ladite valeur de signal d'entrée, dans lequel ladite valeur de signal traité représente
    ladite valeur de signal échantillon maximum lorsque ladite valeur maximum ne parvient pas à traverser un seuil inférieur prédéterminé,
    ladite valeur de signal échantillon minimum lorsqu'une valeur plus importante parmi ladite pluralité de valeurs de signal échantillon traverse un seuil supérieur prédéterminé,
    une valeur plus petite parmi les valeurs mutuellement adjacentes d'une paire de ladite pluralité de valeurs de signal échantillon lorsqu'une valeur plus importante de ladite paire de valeurs de signal échantillon traverse ledit seuil supérieur prédéterminé et ladite valeur plus petite ne parvient pas à traverser ledit seuil inférieur prédéterminé, et
    une combinaison desdites valeurs plus petite et plus importante de ladite paire de valeurs de signal échantillon lorsque ladite valeur plus importante traverse ledit seuil inférieur prédéterminé et ne parvient pas à traverser ledit seuil supérieur prédéterminé.
  2. Appareil selon la revendication 1, dans lequel ledit circuit d'amplification comporte :
    un circuit amplificateur comprenant des bornes d'entrée et de sortie ; et
    une capacité de réaction variable couplée entre lesdites bornes d'entrée et de sortie du circuit amplificateur et sensible à un ou plusieurs dudit au moins un signal de contrôle de gain.
  3. Appareil selon la revendication 1, dans lequel ledit circuit d'amplification comporte :
    un premier circuit amplificateur comprenant des bornes d'entrée et de sortie ;
    une capacité de rétroaction couplée entre lesdites bornes d'entrée et de sortie du premier circuit amplificateur ; et
    un second circuit amplificateur couplé à ladite borne de sortie du premier circuit amplificateur et possédant ledit gain de signal variable sensible audit au moins un signal de contrôle de gain.
  4. Appareil selon la revendication 1, dans lequel ledit circuit d'amplification comporte :
    un circuit amplificateur comprenant des bornes d'entrée et de sortie ;
    une capacité de rétroaction couplée entre les bornes d'entrée et de sortie du circuit amplificateur ; et
    un circuit commuté couplé par l'intermédiaire de ladite capacité de rétroaction et comprenant une résistance et un commutateur sensible à un ou plusieurs dudit au moins un signal de contrôle de gain.
  5. Appareil selon la revendication 1, dans lequel :
    ledit signal d'entrée possède une charge de signal d'entrée qui lui est associée ; et
    ledit circuit d'amplification comporte
    un circuit capacitif, et
    un commutateur couplé entre ledit noeud de signal et ledit circuit capacitif, et sensible à un ou plusieurs dudit au moins un signal de contrôle de gain pour transporter une partie prédéterminée de ladite charge de signal d'entrée audit circuit capacitif.
  6. Appareil selon la revendication 1, dans lequel ledit circuit d'échantillonnage comporte :
    un circuit de commutation en série couplé audit circuit d'amplification et sensible audit signal de contrôle d'échantillonnage pour délivrer un trajet de signal commuté pour ledit signal intermédiaire ; et
    un circuit capacitif de dérivation couplé audit circuit d'amplification et sensible audit signal intermédiaire lors de la charge pour délivrer ledit signal échantillon.
  7. Appareil selon la revendication 1, dans lequel ledit circuit de traitement comporte :
    un circuit de conversion analogique-numérique sensible à l'un dudit un ou plusieurs signaux de contrôle de traitement pour convertir ledit signal échantillon afin de délivrer un signal numérique possédant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal échantillon ; et
    un circuit de calcul couplé audit circuit de conversion analogique-numérique et sensible à un ou plusieurs autres dudit un ou plusieurs signaux de contrôle de traitement desdits signaux de contrôle de traitement et audit signal numérique pour délivrer ledit signal de traitement.
  8. Appareil selon la revendication 7, dans lequel ledit circuit de calcul comporte :
    un circuit de comparaison sensible audit signal numérique pour comparer ladite pluralité de valeurs de signal numérique auxdits seuils inférieur et supérieur prédéterminés ; et
    un circuit de combinaison sensible audit signal numérique pour combiner sélectivement des premières et seconde valeurs de ladite pluralité de valeurs de signal numérique pour délivrer un signal de combinaison correspondant à ladite combinaison desdites premières et secondes valeurs de ladite pluralité de valeurs de signal échantillon.
  9. Procédé d'amplification de signal de données et de traitement à gains de signal multiple, comportant :
    la réception d'un signal d'entrée possédant une valeur de signal d'entrée ;
    la réception d'au moins un signal de contrôle de gain possédant une pluralité de valeurs ;
    la génération, en réponse audit signal d'entrée et audit au moins un signal de contrôle de gain, d'un signal intermédiaire possédant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal de contrôle de gain ;
    la réception d'un signal de contrôle d'échantillonnage et en réponse à celui-ci, l'échantillonnage dudit signal intermédiaire et la génération d'un signal échantillon possédant une pluralité de valeurs qui comprennent au moins un maximum et un minimum, et correspondent à ladite pluralité de valeurs de signal intermédiaire ; et
    la réception d'un ou de plusieurs signaux de contrôle de traitement et en réponse à ceci, le traitement dudit signal échantillon et la génération d'un signal traité présentant une valeur correspondant à ladite valeur de signal d'entrée, dans lequel ladite valeur de signal traité représente
    ladite valeur de signal échantillon maximum lorsque ladite valeur maximum ne parvient pas à traverser un seuil inférieur prédéterminé,
    ladite valeur de signal échantillon minimum lorsqu'une valeur plus importante adjacente de ladite pluralité de valeurs de signal échantillon traverse un seuil supérieur prédéterminé,
    une valeur plus petite entre des valeurs mutuellement adjacentes d'une paire de ladite pluralité de valeurs de signal échantillon lorsque la valeur plus importante de ladite paire de valeurs de signal échantillon traverse ledit seuil supérieur prédéterminé et ladite valeur plus petite ne parvient pas à traverser ledit seuil inférieur prédéterminé, et
    une combinaison desdites valeurs plus petite et plus importante de ladite paire de valeurs de signal échantillon lorsque ladite valeur plus importante traverse ledit seuil inférieur prédéterminé et ne parvient pas à traverser ledit seuil supérieur prédéterminé.
  10. Procédé selon la revendication 9, dans lequel ladite génération, en réponse audit signal d'entrée et audit au moins un signal de contrôle de gain, d'un signal intermédiaire présentant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal de contrôle de gain comporte :
    le contrôle d'une capacité de rétroaction variable avec ledit au moins un signal de contrôle de gain ; et
    la génération dudit signal intermédiaire en tant que fonction dudit signal d'entrée et de ladite capacité de rétroaction variable contrôlée.
  11. Procédé selon la revendication 9, dans lequel ladite génération, en réponse audit signal d'entrée et audit au moins un signal de contrôle de gain, d'un signal intermédiaire présentant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal de contrôle de gain comporte :
    la génération d'un signal initial en réponse audit signal d'entrée avec un premier circuit amplificateur comprenant une capacité de rétroaction ; et
    la génération dudit signal intermédiaire en réponse audit signal initial avec un second circuit amplificateur possédant ledit gain de signal variable sensible audit au moins un signal de contrôle de gain.
  12. Procédé selon la revendication 9, dans lequel ladite génération, en réponse audit signal d'entrée et audit au moins un signal de contrôle de gain, d'un signal intermédiaire possédant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal de contrôle de gain comporte :
    la décharge sélective d'une capacité de rétroaction avec ledit au moins un signal de contrôle de gain ; et
    la génération dudit signal intermédiaire en tant que fonction dudit signal d'entrée et de ladite capacité de rétroaction déchargée sélectivement.
  13. Procédé selon la revendication 9, dans lequel :
    ledit signal d'entrée possède une charge de signal d'entrée qui lui est associée ; et
    ladite génération, en réponse audit signal d'entrée et audit au moins un signal de contrôle de gain, d'un signal intermédiaire possédant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal de contrôle de gain comporte le transport d'une partie prédéterminée de ladite charge de signal d'entrée, sensible à un ou plusieurs dudit au moins un signal de contrôle de gain, vers le circuit capacitif.
  14. Procédé selon la revendication 9, dans lequel ladite réception d'un signal de contrôle d'échantillonnage et, en réponse à celui-ci, l'échantillonnage dudit circuit intermédiaire et la génération d'un signal échantillon possédant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal intermédiaire comporte :
    la réponse audit signal de contrôle d'échantillonnage pour délivrer un trajet de signal commuté pour ledit signal intermédiaire ; et
    la réponse audit signal intermédiaire pour charger le circuit capacitif de dérivation afin de délivrer ledit signal échantillon.
  15. Procédé selon la revendication 9, dans lequel ladite réception d'un ou de plusieurs signaux de contrôle de traitement et, en réponse à ceux-ci, le traitement dudit signal échantillon et la génération d'un signal traité possédant une valeur correspondant à ladite valeur de signal d'entrée comporte :
    la réponse à l'un desdits un ou plusieurs signaux de contrôle de traitement pour convertir ledit signal échantillon en un signal numérique possédant une pluralité de valeurs correspondant à ladite pluralité de valeurs de signal échantillon ; et
    la réponse à un ou plusieurs autres desdits un ou plusieurs signaux de contrôle de traitement et audit signal numérique pour générer ledit signal traité.
  16. Procédé selon la revendication 15, dans lequel ladite réponse à un ou plusieurs autres desdits un ou plusieurs signaux de contrôle de traitement et audit signal numérique pour générer ledit signal traité comporte :
    la réponse audit signal numérique pour comparer ladite pluralité de valeurs de signal numérique auxdits seuils inférieur et supérieur prédéterminés ; et
    la réponse audit signal numérique pour générer un signal de combinaison correspondant à ladite combinaison desdites premières et secondes valeurs de ladite pluralité de valeurs de signal échantillon.
EP04794880A 2003-10-15 2004-10-12 Amplificateur de signal de donnees et processeur a gains de signal multiple destines a augmenter la plage de signal dynamique Active EP1673857B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/685,787 US7002408B2 (en) 2003-10-15 2003-10-15 Data signal amplifier and processor with multiple signal gains for increased dynamic signal range
PCT/US2004/033632 WO2005039039A2 (fr) 2003-10-15 2004-10-12 Amplificateur de signal de donnees et processeur a gains de signal multiple destines a augmenter la plage de signal dynamique

Publications (3)

Publication Number Publication Date
EP1673857A2 EP1673857A2 (fr) 2006-06-28
EP1673857A4 EP1673857A4 (fr) 2008-12-24
EP1673857B1 true EP1673857B1 (fr) 2009-08-12

Family

ID=34465476

Family Applications (1)

Application Number Title Priority Date Filing Date
EP04794880A Active EP1673857B1 (fr) 2003-10-15 2004-10-12 Amplificateur de signal de donnees et processeur a gains de signal multiple destines a augmenter la plage de signal dynamique

Country Status (6)

Country Link
US (2) US7002408B2 (fr)
EP (1) EP1673857B1 (fr)
JP (1) JP4523599B2 (fr)
AT (1) ATE439702T1 (fr)
DE (1) DE602004022568D1 (fr)
WO (1) WO2005039039A2 (fr)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0130652D0 (en) * 2001-12-21 2002-02-06 Bae Systems Plc Improvements in or relating to low light level imaging devices
US7002408B2 (en) * 2003-10-15 2006-02-21 Varian Medical Systems Technologies, Inc. Data signal amplifier and processor with multiple signal gains for increased dynamic signal range
WO2005081842A2 (fr) 2004-02-20 2005-09-09 University Of Florida Research Foundation, Inc. Système d’administration d’une thérapie de radiation conformée pendant l'imagerie simultanée de tissu mou
WO2005107079A1 (fr) * 2004-04-28 2005-11-10 Walter Snoeijs Convertisseur analogique-numerique
US7605854B2 (en) 2004-08-11 2009-10-20 Broadcom Corporation Operational amplifier for an active pixel sensor
US7145188B2 (en) * 2004-08-19 2006-12-05 Broadcom Corporation Apparatus and method of image processing to avoid image saturation
US7231014B2 (en) * 2005-02-14 2007-06-12 Varian Medical Systems Technologies, Inc. Multiple mode flat panel X-ray imaging system
DE102005047171B4 (de) * 2005-09-30 2010-04-01 Xignal Technologies Ag Schaltungsanordnung mit einem rückgekoppelten Operationsverstärker
KR20080111504A (ko) 2006-03-27 2008-12-23 쉘 인터내셔날 리써취 마트샤피지 비.브이. 입력 신호를 증폭하는 증폭기 및 방법
AU2008272905B2 (en) * 2007-07-03 2011-05-19 Shell Internationale Research Maatschappij B.V. System and method for measuring a time-varying magnetic field and method for production of a hydrocarbon fluid
JP2011525983A (ja) * 2008-06-26 2011-09-29 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 改良された信号対ノイズ比を用いる高ダイナミックレンジｘ線検出器
US8040270B2 (en) 2009-02-26 2011-10-18 General Electric Company Low-noise data acquisition system for medical imaging
BRPI1006527A2 (pt) 2009-03-26 2020-04-07 Koninl Philips Electronics Nv detector de imagens e método
EP2410920A1 (fr) * 2009-03-26 2012-02-01 Koninklijke Philips Electronics N.V. Imagerie spectrale
WO2011035256A2 (fr) 2009-09-21 2011-03-24 Checkpoint Systems, Inc. Formation de faisceau et localisation dans un système de dispositif de surveillance configurable
KR101107164B1 (ko) * 2010-01-14 2012-01-25 삼성모바일디스플레이주식회사 엑스레이 검출장치 및 이의 구동방법
DE102011004895A1 (de) * 2011-03-01 2012-09-06 Continental Automotive Gmbh Analog-zu-Digital-Konvertierung mit einer definierten Ladungssubtraktion von einem Abtast-Halte-Kondensator
US8542066B2 (en) * 2012-02-09 2013-09-24 Analog Devices, Inc. Apparatus and methods for reducing output noise of a signal channel
US20130256542A1 (en) * 2012-03-28 2013-10-03 Luxen Technologies, Inc. Programmable readout integrated circuit for an ionizing radiation sensor
US10561861B2 (en) 2012-05-02 2020-02-18 Viewray Technologies, Inc. Videographic display of real-time medical treatment
US8824626B2 (en) * 2012-06-11 2014-09-02 Analog Devices, Inc. Reduced-noise integrator, detector and CT circuits
EP2891710B1 (fr) 2012-08-30 2018-10-17 Kaneka Corporation Procédé pour produire du concentré cellulaire
DE102012219041B4 (de) 2012-10-18 2018-09-06 Siemens Healthcare Gmbh Bilddetektor und Verfahren zum Betrieb eines Bilddetektors
EP3628370A1 (fr) 2012-10-26 2020-04-01 ViewRay Technologies, Inc. Évaluation et amélioration d'un traitement en utilisant l'imagerie de réponses physiologiques à une radiothérapie
US9716125B2 (en) 2012-12-21 2017-07-25 Varex Imaging Corporation Imaging array and method for supporting automatic exposure control in a radiographic system
US9446263B2 (en) 2013-03-15 2016-09-20 Viewray Technologies, Inc. Systems and methods for linear accelerator radiotherapy with magnetic resonance imaging
US9853616B2 (en) * 2013-04-25 2017-12-26 Intergrated Device Technology, Inc. Low noise variable gain amplifier utilizing variable feedback techniques with constant input/output impedance
JP6385190B2 (ja) * 2014-08-04 2018-09-05 キヤノン株式会社 光電変換装置の駆動方法、光電変換装置、および撮像システム
JP6385192B2 (ja) 2014-08-14 2018-09-05 キヤノン株式会社 撮像装置、撮像システム及び撮像システムの駆動方法
US10467735B2 (en) 2015-08-25 2019-11-05 Interdigital Vc Holdings, Inc. Inverse tone mapping based on luminance zones
EP3345155B1 (fr) 2015-08-31 2019-06-26 InterDigital VC Holdings, Inc. Procédé et appareil de mappage inverse de tonalité
US9966160B2 (en) 2015-11-24 2018-05-08 Viewray Technologies, Inc. Radiation beam collimating systems and methods
AU2017227590A1 (en) 2016-03-02 2018-08-30 Viewray Technologies, Inc. Particle therapy with magnetic resonance imaging
CN115407252A (zh) 2016-06-22 2022-11-29 优瑞技术公司 低场强磁共振成像
BR112019012061A2 (pt) 2016-12-13 2019-11-12 Viewray Tech Inc sistemas e métodos de terapia de radiação
WO2018140817A1 (fr) 2017-01-26 2018-08-02 Flir Systems, Inc. Systèmes et procédés d'imagerie infrarouge en modes multiples d'imagerie
WO2019112880A1 (fr) 2017-12-06 2019-06-13 Viewray Technologies, Inc. Optimisation de la radiothérapie multimodale
US11209509B2 (en) 2018-05-16 2021-12-28 Viewray Technologies, Inc. Resistive electromagnet systems and methods
US10809792B2 (en) * 2018-08-16 2020-10-20 Analog Devices, Inc. Correlated double sampling amplifier for low power
CN113364418B (zh) * 2021-06-28 2023-03-21 贵州航天电子科技有限公司 一种程控增益放大电路及信号控制方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4739307A (en) * 1984-01-31 1988-04-19 Analogic Corporation Multichannel predictive gain amplifier system
US4647975A (en) * 1985-10-30 1987-03-03 Polaroid Corporation Exposure control system for an electronic imaging camera having increased dynamic range
JPH0332226A (ja) * 1989-06-29 1991-02-12 Yamaha Corp Ａ／ｄ変換装置
DE3935617A1 (de) * 1989-10-26 1991-05-02 Bruker Analytische Messtechnik Infrarot-fouriertransformations-spektrometer
US5760723A (en) * 1996-06-10 1998-06-02 General Electric Company Delta-sigma analog-to-digital converter including charge coupled devices
JPH10209868A (ja) * 1997-01-17 1998-08-07 Canon Inc Ａ／ｄ変換装置
US6346968B1 (en) * 1997-09-02 2002-02-12 Motorola, Inc. Color balancing circuit and method
US6587143B1 (en) * 1999-01-19 2003-07-01 National Semiconductor Corporation Correlated double sampler with single amplifier
US6191648B1 (en) * 1999-04-19 2001-02-20 National Semiconductor Corporation Switched-capacitor cosine filter circuit
DE19945763A1 (de) * 1999-09-24 2001-03-29 Philips Corp Intellectual Pty Computertomograph
US6522489B1 (en) * 1999-12-21 2003-02-18 Texas Instruments Incorporated Efficient analog-to-digital converter for digital systems
US6486808B1 (en) * 2001-10-16 2002-11-26 Varian Medical Systems Data signal amplifier with automatically controllable dynamic signal range
US7030800B2 (en) * 2002-01-30 2006-04-18 Advantest Corporation Analog-to-digital conversion apparatus and method
JP3621385B2 (ja) * 2002-02-20 2005-02-16 シャープ株式会社 スイッチトキャパシタ増幅器、および、それを用いた電荷結合素子用アナログインターフェース回路
US6868138B2 (en) 2002-05-29 2005-03-15 The Regents Of The University Of Michigan Method, processor and computed tomography (CT) machine for generating images utilizing high and low sensitivity data collected from a flat panel detector having an extended dynamic range
US6791378B2 (en) * 2002-08-19 2004-09-14 Micron Technology, Inc. Charge recycling amplifier for a high dynamic range CMOS imager
US6661283B1 (en) * 2002-10-03 2003-12-09 National Semiconductor Corporation Wide gain range and fine gain step programmable gain amplifier with single stage switched capacitor circuit
US7002408B2 (en) 2003-10-15 2006-02-21 Varian Medical Systems Technologies, Inc. Data signal amplifier and processor with multiple signal gains for increased dynamic signal range

Also Published As

Publication number Publication date
US20050083120A1 (en) 2005-04-21
EP1673857A4 (fr) 2008-12-24
WO2005039039A2 (fr) 2005-04-28
US20060119427A1 (en) 2006-06-08
DE602004022568D1 (de) 2009-09-24
WO2005039039A3 (fr) 2005-12-15
EP1673857A2 (fr) 2006-06-28
JP2007514338A (ja) 2007-05-31
US7002408B2 (en) 2006-02-21
JP4523599B2 (ja) 2010-08-11
US7180366B2 (en) 2007-02-20
ATE439702T1 (de) 2009-08-15

Similar Documents

Publication Publication Date Title
EP1673857B1 (fr) Amplificateur de signal de donnees et processeur a gains de signal multiple destines a augmenter la plage de signal dynamique
USRE49401E1 (en) Radiation imaging apparatus and radiation imaging system
US9806552B2 (en) Analog/digital converter with charge rebalanced integrator
JP5378945B2 (ja) Ｘ線画素検出器の読出し回路及び集積回路
US20020122129A1 (en) CMOS image sensor improving picture quality
US7164379B1 (en) Pipeline analog to digital converter
EP1436898B1 (fr) Amplificateur de signal de donnees a plage de signal dynamique a reglage automatique
KR20130107275A (ko) 정전용량 방식 터치 애플리케이션용 회로
EP2698987A1 (fr) Circuit d'échantillonnage résistant au bruit et capteur d'image
EP2645706A2 (fr) Circuit intégré de lecture programmable pour détecteur de rayonnement ionisant
US5579007A (en) Charge-to-digital converter
US6324244B1 (en) Computed tomography apparatus
JP4489914B2 (ja) Ａ／ｄ変換装置および固体撮像装置
Ratti et al. A 2D imager for X-ray FELs with a 65 nm CMOS readout based on per-pixel signal compression and 10 bit A/D conversion
KR101248485B1 (ko) 가변 이득 증폭기를 갖는 ａｄｃ
US10897592B1 (en) Combined programmable gain amplifier and comparator for low power and low area readout in image sensor
KR20090033980A (ko) 이중 ＣＤＳ／ＰｘＧＡ 회로
US20230300478A1 (en) Single exposure high dynamic range (hdr) analog front-end for cmos image sensors
KR102089799B1 (ko) 초음파 영상장치의 아날로그 빔포머
CN112180422B (zh) 前置放大器、像素单元电路和像素阵列探测器
US20230204799A1 (en) Radiation detector
JP2003134303A (ja) 画像読取信号処理装置
Yu et al. Front-end electronics for high rate, position sensitive neutron detectors
US6836171B1 (en) Apparatus for providing continuous integration of an input signal while allowing readout and reset functions
JP4429796B2 (ja) センサ装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20060323

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL HR LT LV MK

DAX Request for extension of the european patent (deleted)
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1093385

Country of ref document: HK

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: VARIAN MEDICAL SYSTEMS TECHNOLOGIES, INC.

A4 Supplementary search report drawn up and despatched

Effective date: 20081125

RIC1 Information provided on ipc code assigned before grant

Ipc: H03M 1/18 20060101ALI20081119BHEP

Ipc: H03F 3/08 20060101AFI20081119BHEP

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: VARIAN MEDICAL SYSTEMS, INC.

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602004022568

Country of ref document: DE

Date of ref document: 20090924

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091123

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091212

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091031

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

26N No opposition filed

Effective date: 20100517

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20091112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091031

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091012

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091113

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091012

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100213

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090812

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 13

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602004022568

Country of ref document: DE

Owner name: VAREX IMAGING CORPORATION (N.D.GES. DES STAATE, US

Free format text: FORMER OWNER: VARIAN MEDICAL SYSTEMS, INC., PALO ALTO, CALIF., US

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

Owner name: VAREX IMAGING CORPORATION, US

Effective date: 20170816

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

REG Reference to a national code

Ref country code: NL

Ref legal event code: PD

Owner name: VAREX IMAGING CORPORATION; US

Free format text: DETAILS ASSIGNMENT: CHANGE OF OWNER(S), ASSIGNMENT; FORMER OWNER NAME: VARIAN MEDICAL SYSTEMS, INC.

Effective date: 20170928

REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1093385

Country of ref document: HK

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20190925

Year of fee payment: 16

REG Reference to a national code

Ref country code: NL

Ref legal event code: MM

Effective date: 20201101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201101

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230528

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230920

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230920

Year of fee payment: 20