EP1590997A1 - Abschirmanordnung - Google Patents

Abschirmanordnung

Info

Publication number
EP1590997A1
EP1590997A1 EP04704626A EP04704626A EP1590997A1 EP 1590997 A1 EP1590997 A1 EP 1590997A1 EP 04704626 A EP04704626 A EP 04704626A EP 04704626 A EP04704626 A EP 04704626A EP 1590997 A1 EP1590997 A1 EP 1590997A1
Authority
EP
European Patent Office
Prior art keywords
shielding
ground potential
layers
components
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP04704626A
Other languages
English (en)
French (fr)
Other versions
EP1590997B1 (de
Inventor
Karl-Erik Gustafsson
Jarmo Heinonen
Jyrki Koljonen
Jussi Salminen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Technologies Oy
Original Assignee
Nokia Oyj
Nokia Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Oyj, Nokia Inc filed Critical Nokia Oyj
Publication of EP1590997A1 publication Critical patent/EP1590997A1/de
Application granted granted Critical
Publication of EP1590997B1 publication Critical patent/EP1590997B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K9/00Screening of apparatus or components against electric or magnetic fields
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K9/00Screening of apparatus or components against electric or magnetic fields
    • H05K9/0007Casings
    • H05K9/002Casings with localised screening
    • H05K9/0022Casings with localised screening of components mounted on printed circuit boards [PCB]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K9/00Screening of apparatus or components against electric or magnetic fields
    • H05K9/0007Casings
    • H05K9/002Casings with localised screening
    • H05K9/0039Galvanic coupling of ground layer on printed circuit board [PCB] to conductive casing
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0296Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298Multilayer circuits

Definitions

  • the invention relates to an enhanced shielding arrangement.
  • Sensitive electronic components and integrated circuits formed of those are fragile to electromagnetic interference, EMI.
  • the presence of electromagnetic signals interferes the operation and performance of sensitive electronic components.
  • electromagnetic interference there also exists a source of EMI, a receptive component as a victim of EMI and a coupling path through which a source emission conducts to a receptive component.
  • Certain electronic components emit electro- magnetic signals during their operation. Such electromagnetically emitting components may affect to a performance and operability of other components for example on the same circuit board.
  • the EMI also degrades the reliability of components and circuits.
  • Certain components can act both as EMI sources and as receptive components. Between a source and a receptive component there exists a so-called coupling path.
  • An EMI source emission can be a conducted voltage or current coupling via conducted paths through which current can flow, or an electric or magnetic field coupling through space or materials through electromagnetic wave propagation. So, the transmission of EMI can occur across a circuit or through the air due to electric field and/or magnetic field propagations. Also the electromagnetic waves can propagate through circuit boards or substrate materials. EMI signals may occur due to some electromagnetic radiator, electric- or magnetic fields or failures during the design, such as sharing of conductors with EMI sources.
  • an EMI shielding is employed for protecting electronic components from both interfering sources on the same assembly and ones apart from the arrangement.
  • Shielding cans may be applied to prevent interfering signals from being emitted by an emitting source, or to inhibit interfering signals from propagating to a receptive component.
  • An EMI shielding Can prevent electromagnetic waves, which propagate through space, by absorbing or reflecting waves incidencing on walls of a shielding can. Material of a shielding can is advantageously valid so that most of interfering EMI signals or waves are reflected from shielding walls.
  • Shielding walls then advantageously adsorbs a transmitted part of interfering waves, so a part not reflected off. Only some residual noise or energy is able to pass through shielding walls. This residual noise or energy forms the resulting EMI. So the essential characteristics are the reflectance and absorbance properties of a shielding can. These characteristics depend on shielding material and an interface of a shielding with a base substrate and circuit ground. The interfaces inside the shielding and the grounding are essential parts of the shielding concept. Typically there has to be some openings in the shielding walls to form an input and output for certain wanted signals of the system. So the shielding arrangement is never perfect (closed), but it must include openings as input and output paths for signals. The problem is, that also the unwanted signals tend to use these paths, since signal lines of printed circuit boards typically act like antennas. Through these signal lines external noise gets inside the shielded environment and the signals of the system drop out.
  • grounding Another problem in shielding sensitive electrical components is grounding.
  • Grounding and generally a grounding concept is one issue, which typically reduces shield- ing efficiency and disturbs the system. It is typical that printed circuit boards are stacked in order to make the arrangement as compact as possible. Usually printed . circuit boards are contacted both mechanically and electrically to a base or a frame supporting the arrangement. Electrical circuits of the printed circuit board and a frame typically have one common ground potential. There are few attempts in prior art to avoid EMI effects by using separate ground potentials. If these different grounds of electrical circuits and the frame get into contact with each other, there may occur a ground loop between printed circuit boards. The ground loop affects the operation of the printed circuit boards by exposing those to annoying noise, which in turn distorts the circuit ground to a value over zero. This affects the proper operation of circuits.
  • the aim is achieved by simple and enhanced grounding concept.
  • the final objective is to achieve a Faraday cage, e.g. absence of electric fields, around the circuits and components to be protected or shielded.
  • a Faraday cage e.g. absence of electric fields
  • the shielding structure to be solid and integral, or at least almost closed.
  • the Faraday cage could be well-formed and implemented by coping with the limitation of not to over limit the predetermined size of openings and by applying a solid ground layer underneath a shielding arrangement.
  • the shielding can is an important part of the Faraday cage, but only a part of it.
  • the other part of the Faraday cage, forming the counter part of the shielding can is a printed circuit board.
  • a shielding can ground is isolated from a circuit ground on upper signal layers of a multilayered printed circuit board.
  • the ground layer of the shielding can provides a part of a Faraday cage, which protects the electrical circuits on the printed circuit boards from electromagnetic interference.
  • An advantageous grounding concept also provides small loops, which in turn enhances the operability and security of the shielding arrangement.
  • signals of sensitive sources as well as signals of emitting sources are placed in a safe shielding.
  • the components have an isolated area encircling them and signals propagate through shielded paths to the shielded area.
  • a coaxial tunnel for shielding the signals emerging within coverage of the shielding can is advantageously formed between ground potential layers.
  • the coaxial tunnel is maintained from an emitting source to a corresponding receptive component.
  • Fig. 1 illustrates a side view of an advantageous embodiment of the present invention
  • Fig. 2 illustrates a top view of an advantageous embodiment of the present invention.
  • Figure 1 illustrates the basic idea of the invention according to one advantageous embodiment of the invention.
  • Figure 1 illustrates as a side view a multilayered printed circuit board having 8 different layers including first layer 101, which is preferably connected to ground potential to create shielding to the direction opposite to the components.
  • Second layer 102 and third layer 103 are also signal layers unused in this exemplary embodiment.
  • Fourth layer 104 and sixth layer 106 are signal layers in ground potential, or so-called ground layers.
  • Fifth layer 105, seventh layer 107 and eighth layer 108 are signal layers.
  • On the eighth signal layer 108 there are electrical components 109a, 109b, 109c, 109d 109e and 109f.
  • Arrows 20 illustrate the paths of signals emerging to the signal layer 108.
  • the fifth layer 105 is the one between the ground potential layers 104 and 106, on which only exterior sensitive or otherwise critical signals emerging to the signal layer 108, especially heading to components 109a, 109b, 109e, can go through.
  • Dashed lines in fig. 1 present paths of signals.
  • On the printed circuit board there are connections and interconnections between components.
  • the arrow 11 on the components 109a and 109f describes the direction of the current.
  • the component 109a is grounded straight to the ground layer 104 as illustrated by arrow 12. The grounding is performed through a via straight down to a ground layer 104, keeping the path as short as possible.
  • the short paths are safer and not so easily impacted by interferences as long ones. With the short paths the arrangement can be better managed and controlled.
  • the component 109b is connected to the component 109c, and the direction of the current is illustrated by an arrow 13.
  • the component 109e is connected to the component 109d and an arrow 14 here illustrates the direction of the current.
  • the components 109c and 109d are grounded advantageously straight to ground layers 106 and/or 104 as illustrated by arrows 15.
  • number 10 refers grounding vias perpendicular to layers of the printed circuit board.
  • a shielding can 111 consists of a frame and a lid.
  • a shielding can 111 is configured on the uppermost layer, above the components 109a, 109b, 109c, 109d, 109e, 109f to secure and protect components, printed circuit board and interconnections from interfering effects.
  • the shielding can 111 is grounded along edge vias of the ar- rangement shown in fig. 1. So also the shielding can 111 is grounded straight to ground potential layer through the shortest possible path. According to prior solutions the components have been grounded through these same edge vias as the shielding can.
  • the grounding paths of components according to prior solutions proceeds on the surface of the uppermost printed circuit board to a certain grounding via, which typically has been the same for a shielding can and components.
  • the shielding can ground is isolated from signal ground in the upper signal layers. This is advantageous, because this way there are no large ground areas in signal layers 107 or 108, but the grounding is implemented straight downwards to a ground potential layer. This kind of ground- ing concept provides small loops and minimizes a probability of interferences. If any interference or noise gets to layer 108, it may cause leaking problems. So it is important to shield the layer 108, and especially the electrical area of it containing electrical components, signals and interconnections. Mainly there are components and inter-connections to be shielded in the electrical area. By an advantageous grounding concept there is formed isolated areas 110 between shielding can 111 frame and the electrical area including electrical components in layers 107 and 108.
  • the isolated areas 110 there is no copper or other conductive substrate, nor paths or components. These isolated areas 110 ensure the safety and security of a shielding arrangement. Further the isolation 110 between a shielding can frame and an electrical area, supports the idea of small loops and makes the shielding of electrical area more effective against outside interferences. No exterior connection line or signal line can pass through the isolated area. So this isolated area 110 also prevents the exterior signals from intruding to shielded electrical area.
  • all components inside the shielded area are grounded to common grounds.
  • the common grounds are formed by layers 104 and 106.
  • all signals needed to be shielded are arranged to go through a shielded signal layer, layer 105 in fig. 1.
  • the most essential signals to be shielded are the signals of sensitive electrical components and the signals of radiation sources. The selection of the most essential signals to be shielded is important part of the designing and implementation process.
  • the selection of the shielded signals thus depends the type and occurrence of sensitive or radiating components in a certain arrangement, and their relations and associations to the arrangement as a whole.
  • an internal interference occurs, there exists an emitting source of radiation, a respective victim component, which suffers from the interfer- ence, and a coupling path between those two.
  • paths of the signals to be shielded are placed in so called coaxial tunnel formed between the ground lines, formed by ground potential layers 104 and 106 in this exemplary embodiment. It can be seen from fig. 1 signal vias 20 to the components 109f, 109b and 109e and coaxial ground vias 10 perpendicular to the layers 101 - 108.
  • the coaxial structure of a shielding path is advantageously maintained from an emitting source component to a respective component, all the way through the coupling path.
  • the structure is tubular. It is important that the signal propagates through the tubular, coaxial, shielded signal tunnel to the signal layer and heads back to the tunnel so, that the signal is in shielded space all the way.
  • the ground potential layers 104 and 106 in fig. 1 are only one example for imple- menting an advantageous embodiment of the invention.
  • the invention is not bound to any material of a substrate of a printed circuit board.
  • a printed circuit board typically includes different type of via structures, for example mi- crovias.
  • the shielding can according to an advantageous embodiment of the present invention can be implemented without restrictions in all radio frequency (RF) and base band (BB) areas as well as with voltage-controlled oscillators (NCO).
  • RF radio frequency
  • BB base band
  • NCO voltage-controlled oscillators
  • the il- lustrated arrangement built-up on a printed circuit board prevents uncertain return current paths to any high or low frequency signals. The more effective RF-sources are, the better shielding those require for both input and output signals.
  • Fig. 2 illustrates a ,top view of a shielding arrangement according to an advantageous embodiment.
  • a shielding can frame I l ia and two components 109b and 109c.
  • the isolated area 110 corresponding to fig. 1 is illustrated in fig. 2 by a dashed line encircling between the edges of a shielding frame and component area to be shielded.
  • the fig. 2 illustrates a signal 20 heading to the shielded area.
  • any signals inputted to or outputted from the shielded area propagate through a shielded coaxial tunnel formed between ground potential layers.
  • No exterior signals can propagate to the uppermost signal layer straightforward along the uppermost signal layer.
  • the signal a dashed line illustrates line 20 situating between ground potential layers inside the area within the coverage of the shielding can.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Structure Of Printed Boards (AREA)
EP04704626.3A 2003-02-07 2004-01-23 Abschirmanordnung Expired - Lifetime EP1590997B1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US361804 2003-02-07
US10/361,804 US6965072B2 (en) 2003-02-07 2003-02-07 Shielding arrangement
PCT/FI2004/050004 WO2004071145A1 (en) 2003-02-07 2004-01-23 A shielding arrangement

Publications (2)

Publication Number Publication Date
EP1590997A1 true EP1590997A1 (de) 2005-11-02
EP1590997B1 EP1590997B1 (de) 2015-03-04

Family

ID=32824307

Family Applications (1)

Application Number Title Priority Date Filing Date
EP04704626.3A Expired - Lifetime EP1590997B1 (de) 2003-02-07 2004-01-23 Abschirmanordnung

Country Status (5)

Country Link
US (1) US6965072B2 (de)
EP (1) EP1590997B1 (de)
KR (1) KR101059912B1 (de)
CN (2) CN100556265C (de)
WO (1) WO2004071145A1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1810068A (zh) * 2003-06-19 2006-07-26 波零公司 印刷电路板的emi吸收屏蔽
WO2006114722A1 (en) * 2005-04-27 2006-11-02 Koninklijke Philips Electronics N.V. Digital flat x-ray detector
US7851709B2 (en) * 2006-03-22 2010-12-14 Advanced Semiconductor Engineering, Inc. Multi-layer circuit board having ground shielding walls
DE102007012049B4 (de) * 2007-03-13 2017-10-12 Epcos Ag Elektrisches Bauelement
US7973288B2 (en) * 2007-03-18 2011-07-05 General Electric Company Energy detector and related apparatus
US8077480B2 (en) * 2008-11-26 2011-12-13 Rosemount Aerospace Inc. Faraday cage for camera
US8659912B2 (en) * 2010-05-10 2014-02-25 Biotronik Se & Co. Kg Shielding device for shielding an electronic component
CN104144598B (zh) * 2013-05-08 2018-02-02 鸿富锦精密工业(深圳)有限公司 屏蔽罩与电路板固定结构
CN103592499B (zh) * 2013-11-18 2016-08-17 中国电子科技集团公司第四十一研究所 一种高可靠性多通道nA级微电流传输设计方法
JP6085373B2 (ja) * 2013-12-10 2017-02-22 ▲華▼▲為▼終端有限公司Huawei Device Co., Ltd. 干渉防止装置及び方法
CN105981487B (zh) * 2014-02-12 2019-01-11 株式会社村田制作所 噪声降低用电子部件
JP6400108B2 (ja) * 2014-08-26 2018-10-03 三菱電機株式会社 高周波モジュール
WO2016053966A2 (en) * 2014-09-30 2016-04-07 Henkel IP & Holding GmbH Temperature regulation using phase change materials contained in an emi can
KR102606440B1 (ko) * 2016-01-27 2023-11-27 삼성전자주식회사 커넥터
US11721893B2 (en) * 2018-08-09 2023-08-08 Getac Technology Corporation Noise reduction structure and apparatus
US11462860B2 (en) * 2018-08-09 2022-10-04 Getac Technology Corporation Noise reduction structure and transmission dock having the same
CN209072787U (zh) * 2018-09-03 2019-07-05 重庆惠科金渝光电科技有限公司 电路板组件及显示装置
CN111490353B (zh) * 2019-01-25 2022-05-20 神讯电脑(昆山)有限公司 降噪结构及其传输座
KR102910199B1 (ko) 2020-02-10 2026-01-09 삼성전자 주식회사 차폐 구조를 갖는 기판을 포함하는 전자 장치
CN117677029A (zh) * 2022-08-31 2024-03-08 华为技术有限公司 信号传输结构及制作方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4218578A (en) * 1978-08-04 1980-08-19 Burr-Brown Research Corp. RF Shield for an electronic component
GB2060266B (en) * 1979-10-05 1984-05-31 Borrill P L Multilayer printed circuit board
US4755630A (en) * 1985-05-29 1988-07-05 Mri Support Systems Corporation Enclosure for providing electromagnetic and magnetic shielding
GB2237147A (en) * 1989-10-13 1991-04-24 Electricity Council Printed circuit board arrangement.
US5119047A (en) * 1990-11-19 1992-06-02 General Dynamics Corp., Air Defense Systems Div. Stripline shielding and grounding system
US5122065A (en) * 1991-08-12 1992-06-16 International Business Machines Corp. Input output connector with coaxial shielding and strain relief
US5417578A (en) * 1992-12-24 1995-05-23 The Whitaker Corporation Printed wiring boards having low signal-to-ground ratios
US5459368A (en) * 1993-08-06 1995-10-17 Matsushita Electric Industrial Co., Ltd. Surface acoustic wave device mounted module
JPH1027987A (ja) 1996-07-10 1998-01-27 Hitachi Ltd 低emi回路基板及び低emiケーブルコネクタ
JPH1140947A (ja) 1997-07-16 1999-02-12 Hitachi Ltd 多層プリント配線板
JPH11251694A (ja) 1998-03-05 1999-09-17 Fujitsu Denso Ltd プリント配線板およびプリント配線板用収納箱の電磁遮蔽構造
US6011691A (en) * 1998-04-23 2000-01-04 Lockheed Martin Corporation Electronic component assembly and method for low cost EMI and capacitive coupling elimination
JP3201345B2 (ja) * 1998-05-13 2001-08-20 日本電気株式会社 多層プリント配線板
JP3669219B2 (ja) * 1999-08-10 2005-07-06 日本電気株式会社 多層プリント配線板
US6462436B1 (en) * 1999-08-13 2002-10-08 Avaya Technology Corp. Economical packaging for EMI shields on PCB
DE10224221A1 (de) 2002-05-31 2003-12-11 Siemens Ag Elektrische Vorrichtung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2004071145A1 *

Also Published As

Publication number Publication date
CN101646334A (zh) 2010-02-10
US6965072B2 (en) 2005-11-15
EP1590997B1 (de) 2015-03-04
CN1571630A (zh) 2005-01-26
KR101059912B1 (ko) 2011-08-29
WO2004071145A1 (en) 2004-08-19
US20040154815A1 (en) 2004-08-12
KR20040072042A (ko) 2004-08-16
CN100556265C (zh) 2009-10-28

Similar Documents

Publication Publication Date Title
EP1590997B1 (de) Abschirmanordnung
KR100427111B1 (ko) 에너지 조절 회로 조립체
JP2968253B2 (ja) ボール・グリッド・アレイ・モジュール
US6418032B2 (en) Printed wiring board
EP2463952B1 (de) Übertragungsleitungsträger und Halbleitergehäuse
US8222535B2 (en) Noise reducing circuit arrangement
US7122881B2 (en) Wiring board and circuit module
US7016198B2 (en) Printed circuit board having outer power planes
US20060002099A1 (en) Electromagnetic shield assembly
US7345892B2 (en) Semiconductor device, noise reduction method, and shield cover
JP2008028218A (ja) 多層プリント基板
US7301097B2 (en) Printed-circuit board and electronic device
JPH11220263A (ja) プリント配線板
US10729003B2 (en) Anti-electromagnetic interference circuit board
KR100512738B1 (ko) 인쇄회로기판 및 이를 사용하는 전자기기
US20120306099A1 (en) Multilayered board semiconductor device with bga package
US6483720B1 (en) EMC protection in digital computers
JP2004214534A (ja) シールドボックスおよび電子機器
JP7515588B2 (ja) 電力変換装置
JP2004022735A (ja) 部品実装基板
JP2005340733A (ja) ノイズ放射抑制メモリモジュール
JP5068441B2 (ja) 電子回路基板
JP2002344149A (ja) 配線構造基板
KR20080064620A (ko) 인쇄회로기판
JP2003069271A (ja) 複層シールド構造及び電子機器

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20050712

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FI FR GB NL

RIN1 Information on inventor provided before grant (corrected)

Inventor name: KOLJONEN, JYRKI

Inventor name: SALMINEN, JUSSI

Inventor name: GUSTAFSSON, KARL-ERIK

Inventor name: HEINONEN, JARMO

17Q First examination report despatched

Effective date: 20120109

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NOKIA CORPORATION

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602004046731

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05K0009000000

Ipc: H05K0001020000

RIC1 Information provided on ipc code assigned before grant

Ipc: H05K 9/00 20060101ALI20140721BHEP

Ipc: H05K 1/02 20060101AFI20140721BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20140926

RIN1 Information on inventor provided before grant (corrected)

Inventor name: SALMINEN, JUSSI

Inventor name: GUSTAFSSON, KARL-ERIK

Inventor name: KOLJONEN, JYRKI

Inventor name: HEINONEN, JARMO

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FI FR GB NL

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: NOKIA TECHNOLOGIES OY

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602004046731

Country of ref document: DE

Effective date: 20150416

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150304

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602004046731

Country of ref document: DE

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 13

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20151207

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20190124 AND 20190130

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602004046731

Country of ref document: DE

Owner name: PROVENANCE ASSET GROUP LLC, PITTSFORD, US

Free format text: FORMER OWNER: NOKIA TECHNOLOGIES OY, ESPOO, FI

REG Reference to a national code

Ref country code: NL

Ref legal event code: PD

Owner name: PROVENANCE ASSET GROUP LLC; US

Free format text: DETAILS ASSIGNMENT: CHANGE OF OWNER(S), ASSIGNMENT; FORMER OWNER NAME: NOKIA TECHNOLOGIES OY

Effective date: 20190325

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20210201

Year of fee payment: 19

Ref country code: NL

Payment date: 20210326

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20210324

Year of fee payment: 18

Ref country code: GB

Payment date: 20210201

Year of fee payment: 18

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602004046731

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MM

Effective date: 20220201

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20220123

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220201

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220123

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220802

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230131