EP1326289A2 - Integrierte Halbleiterschaltung und Verfahren zu deren Herstellung - Google Patents

Integrierte Halbleiterschaltung und Verfahren zu deren Herstellung Download PDF

Info

Publication number
EP1326289A2
EP1326289A2 EP02258803A EP02258803A EP1326289A2 EP 1326289 A2 EP1326289 A2 EP 1326289A2 EP 02258803 A EP02258803 A EP 02258803A EP 02258803 A EP02258803 A EP 02258803A EP 1326289 A2 EP1326289 A2 EP 1326289A2
Authority
EP
European Patent Office
Prior art keywords
semiconductor
semiconductor element
substrate
integrated circuit
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP02258803A
Other languages
English (en)
French (fr)
Other versions
EP1326289A3 (de
Inventor
Takayuki c/o Seiko Epson Corporation Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of EP1326289A2 publication Critical patent/EP1326289A2/de
Publication of EP1326289A3 publication Critical patent/EP1326289A3/de
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes
    • H01L33/0093—Wafer bonding; Removal of the growth substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68354—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2405—Shape
    • H01L2224/24051—Conformal with the semiconductor or solid-state device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29317—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/29324—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29344—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29347—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/29386—Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01011—Sodium [Na]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01012—Magnesium [Mg]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01018—Argon [Ar]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01072—Hafnium [Hf]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10336—Aluminium gallium arsenide [AlGaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12043—Photo diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13063—Metal-Semiconductor Field-Effect Transistor [MESFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13064—High Electron Mobility Transistor [HEMT, HFET [heterostructure FET], MODFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance

Definitions

  • the present invention relates to semiconductor integrated circuits, methods for manufacturing semiconductor integrated circuits, electrooptic devices, and electronic devices. More specifically, the present invention relates to a method for transferring a semiconductor element onto an object having material properties different from those of the semiconductor element, such as a substrate.
  • Such techniques include, for instance, formation of a vertical cavity surface emitting laserdiode (VCSEL), a photodiode (PD), or a high electron mobility transistor (HEMT) on a silicon semiconductor substrate, and attachment of a micro-silicon transistor, instead of a thin film transistor (TFT) of each pixel of a liquid crystal display (LCD), onto a glass substrate.
  • VCSEL vertical cavity surface emitting laserdiode
  • PD photodiode
  • HEMT high electron mobility transistor
  • Examples of the integrated circuits including such a semiconductor having different material properties include an optoelectronic integrated circuit (OEIC).
  • OEIC optoelectronic integrated circuit
  • the optoelectronic integrated circuit is an integrated circuit having an optical input/output means. Signal processing in the OEIC is electrically performed whereas light is used for input and output processes of the OEIC.
  • silicon is an indirect transition semiconductor, it cannot emit light by itself. Accordingly, it is necessary to form an integrated circuit by combining silicon with another semiconductor light emitting diode.
  • the VCSEL made from a GaAs compound semiconductor, etc. may be favorably used as a semiconductor light emitting diode.
  • a semiconductor process such as epitaxy, since the VCSEL does not match the lattice structure of silicon.
  • the VCSEL is formed on a GaAs substrate.
  • a method has been considered in which an electric signal transmission circuit is merged with an optical signal transmission circuit by making the VCSEL on the GaAs substrate into a chip and mechanically mounting the chip on a silicon integrated circuit substrate.
  • the size of the VCSEL chip on an integrated circuit be as small as possible from the viewpoint of effectively using the surface of the semiconductor substrate on which the integrated circuit is formed, and of readiness in handling the chip after joining. It is ideal for the size of the chip to be about the same size as a monolithic integrated circuit, i.e., dimensions of a few ⁇ m in thickness x a few tens of ⁇ m 2 in surface area. However, according to convention semiconductor mounting techniques, the size of a chip that can be handled is greater than a few tens of ⁇ m in thickness x a few hundreds of ⁇ m 2 in surface area.
  • a semiconductor layer (a functional layer) a few ⁇ m thick, which becomes a target semiconductor element, is formed on a desired position of the final substrate. This is processed using a normal semiconductor process, and is made into a product by attaching electrodes, etc.
  • the present invention takes into consideration the above-mentioned circumstances, and it has as an object to solve the above problems generated when a semiconductor element is formed on an object having material properties different from those of the semiconductor element, and to provide semiconductor integrated circuits, methods for manufacturing the semiconductor integrated circuit, electrooptic devices, and electronic devices by which unnecessary activity in the manufacturing process of the integrated circuit can be reduced, and the semiconductor element may be joined to the object with high positional accuracy in an efficient manner.
  • the first aspect of the present invention provides a method for manufacturing a semiconductor integrated circuit including the steps of forming a semiconductor element on a semiconductor substrate; attaching a film member on the semiconductor element; separating the semiconductor element together with the film member from the semiconductor substrate, and applying an adhesive composition to at least one of the semiconductor element and a member on which the semiconductor element is mounted.
  • the semiconductor element may be a silicon semiconductor, or silicon semiconductor
  • the object to which the semiconductor element is joined may be a silicon semiconductor substrate, a compound semiconductor substrate, or other substances.
  • the semiconductor elements are separated in the shape of micro tiles after they are completed on the semiconductor substrate, it becomes possible to conduct a selection test on the semiconductor elements prior to forming an integrated circuit.
  • the above method for manufacturing a semiconductor integrated circuit further includes the steps of temporary fixing the semiconductor element and the member; separating the film member from the semiconductor element, and completely fixing the semiconductor element and the member.
  • the adhesive composition may include a fine powder.
  • the thermal conductivity of the adhesive composition can be increased by mixing therewith a fine powder of diamond, silicon, gold, silver, copper, aluminum nitride, etc., as a filler. Also, if the particle size of the filler is controlled, a uniform thickness of the adhesive layer may be stably secured between the semiconductor element and the member. Accordingly, it becomes possible to join the semiconductor element parallel to the member.
  • the present invention also provides a method for manufacturing a semiconductor integrated circuit including the steps of forming a semiconductor element on a semiconductor substrate; attaching a film member on the semiconductor element; separating the semiconductor element together with the film member from the semiconductor substrate; forming a joining layer on a surface of a member on which the semiconductor element is mounted; applying a solution to the joining layer; placing the semiconductor element on a portion of the joining layer where the solution has been applied, and mounting the semiconductor element on the member.
  • the present invention also provides a method for manufacturing a semiconductor integrated circuit including the steps of forming a semiconductor element on a semiconductor substrate; attaching a film member on the semiconductor element; separating the semiconductor element together with the film member from the semiconductor substrate; forming a first joining layer on the semiconductor element, and a second joining layer on a surface of a member on which the semiconductor element is mounted, and dissolving at least one of the first joining layer and the second joining layer so that the semiconductor element is mounted on the member using a dissolved layer as a joining surface.
  • the present invention also provides a method for manufacturing a semiconductor integrated circuit including the steps of forming a semiconductor element on a semiconductor substrate; attaching a film member on the semiconductor element; separating the semiconductor element together with the film member from the semiconductor substrate; closely contacting the semiconductor element and a member on which the semiconductor element is mounted, and applying voltage of about 500 to 2,000 V between the semiconductor element and the member so that the semiconductor element is joined to the member.
  • the present invention also provides a method for manufacturing a semiconductor integrated circuit including the steps of forming a semiconductor element on a semiconductor substrate; attaching a film member on the semiconductor element; separating the semiconductor element together with the film member from the semiconductor substrate, and placing a plurality of the semiconductor elements substantially at the same time on a desired member using a plurality of collets.
  • the semiconductor element is separated from the semiconductor substrate in the shape of a micro tile, and it is handled by being mounted on the film member, it becomes possible to select the semiconductor elements individually to be joined to the final substrate. Also, the size of the semiconductor elements which can be handled may be decreased as compared with that of conventional mounting techniques.
  • the above method it becomes possible to select one or plurality of desired semiconductor elements among the plurality of semiconductor elements which are attached to the film member, and to join the selected semiconductor elements to the final substrate at the same time. In this manner, it becomes possible to adjust the position of each of the semiconductor elements to be joined to the final substrate with high accuracy. It also becomes possible to very densely join a plurality of the semiconductor elements to the final substrate at high speed.
  • the above method for manufacturing a semiconductor integrated circuit further include the step of reducing pressure of a side of the film member opposite another side of the film member to which the plurality of the semiconductor elements are attached, and curving portions of the film member between each of the semiconductor elements toward the side of the film member at which the pressure is reduced.
  • the above method it becomes possible to prevent substances other than the corresponding semiconductor element (for instance, the other semiconductor elements, the film member, etc.). which is pressed by the respective collet, from making contact with the final substrate. Accordingly, it becomes possible to select one or plurality of desired semiconductor elements among the plurality of semiconductor elements attached to the film member, and to join the selected semiconductor elements to the final substrate at the same time. In this manner, it becomes possible to adjust the position of each of the semiconductor elements to be joined to the final substrate with high accuracy. It also becomes possible to very densely join a plurality of the semiconductor elements to the final substrate.
  • the present invention also provides a semiconductor integrated circuit including a semiconductor element, and a member including a circuit which is connected to the semiconductor element, wherein the semiconductor element is joined to the member using the above method for manufacturing a semiconductor integrated circuit.
  • the present invention also provides an electrooptic device including the above semiconductor integrated circuit.
  • the above electrooptic device further include a plurality of scan lines and data lines which are formed in a matrix; a switching device connected to the scan lines and data lines; and a pixel electrode connected to the switching device.
  • each pixel of a liquid crystal display which is an electrooptic device, instead of a thin film transistor (TFT), to attach a micro-silicon transistor (a semiconductor element), using the manufacturing method according to the present invention.
  • TFT thin film transistor
  • the switching function the performance of which is superior to the case where the TFT is employed. Since the proportion of the area of the transistor in a pixel of a liquid crystal display is only a few percent, the rest of the pixel area other than the TFT area becomes useless if the entire surface of the pixel is formed using a TFT process.
  • the manufacturing method according to the present invention By using the manufacturing method according to the present invention, on the other hand, it becomes possible to minimize the useless area by densely forming the micro silicon transistors (semiconductor elements) on a silicon substrate, dividing the transistors using the separation layers and the sacrificial layers, and attaching the transistors only to necessary portions. Accordingly, the manufacturing cost can be significantly reduced.
  • the above electrooptic device further include a light emitting element.
  • each pixel of an organic electroluminescent device which is an electrooptic device, instead of a thin film transistor (TFT), to attach a micro-silicon transistor (a semiconductor element), using the manufacturing method according to the present invention.
  • TFT thin film transistor
  • a switching function the performance of which is better than the case where the TFT is employed. Since the proportion of the area of the transistor in a pixel of an electroluminescent device is only a few percent, the rest of the pixel area other than the TFT area becomes useless if the entire surface of the pixel is formed using a TFT process.
  • the manufacturing method according to the present invention By using the manufacturing method according to the present invention, on the other hand, it becomes possible to minimize the useless area by densely forming the micro silicon transistors (semiconductor elements) on a silicon substrate, dividing the transistors using the separation layers and the sacrificial layers, and attaching the transistors only to necessary portions. Accordingly, the manufacturing cost can be significantly reduced.
  • the present invention also provides an electronic device including the above electrooptic device.
  • the size thereof can be reduced, and it becomes possible to perform signal processing at high speed. Also, it becomes possible to reduce manufacturing cost of the electronic device.
  • semiconductor substrate used in the embodiments of the present invention means an object made of a semiconductor material
  • shape of the semiconductor substrate is not particularly limited, and a semiconductor material having other than a plate shape is included in the "semiconductor substrate".
  • FIG. 1 is a diagram showing a schematic cross-sectional view for explaining the first step of a method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • a substrate 10 is a semiconductor substrate, and in this embodiment, the substrate 10 is a GaAs compound semiconductor substrate.
  • a sacrificial layer 11 is disposed as the lowest layer in the substrate 10.
  • the sacrificial layer 11 is made of aluminum-arsenic (AlAs) and has a thickness of about several hundred nm, for example.
  • AlAs aluminum-arsenic
  • a functional layer 12 may be disposed on the sacrificial layer 11.
  • the thickness of the functional layer 12 is, for instance, between about 1 to 20 ⁇ m.
  • a semiconductor device (semiconductor element) 13 is formed on the functional layer 12.
  • the semiconductor device 13 include, for instance, a light emitting diode (LED), a vertical cavity surface emitting laserdiode (VCSEL), a photodiode (PD), a high electron mobility transistor (HEMT), and a high electron mobility transistor (HEMT).
  • LED light emitting diode
  • VCSEL vertical cavity surface emitting laserdiode
  • PD photodiode
  • HEMT high electron mobility transistor
  • HEMT high electron mobility transistor
  • FIG. 2 is a diagram showing a schematic cross-sectional view for explaining the second step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • separation grooves 21 are formed so as to divide each of the semiconductor devices 13.
  • Each separation groove 21 has a depth deep enough to reach at least the sacrificial layer 11. Both the width and depth of the separation groove 21 may be, for instance, in the range of about 10 to several hundred ⁇ m.
  • the separation grooves 21 are connected to each other so that a selective etching solution, which will be described later, will flow in the separation grooves 21.
  • the distance between the separation grooves 21 is adjusted to be about several tens to several hundred ⁇ m so that each of the semiconductor devices 21 divided and separated by the separation grooves 21 have a size of about several tens to several hundred ⁇ m 2 .
  • the separation grooves 21 may be formed using a photolithography method combined with a wet etching method, or a dry etching method. Moreover, the separation grooves 21 may also be formed by dicing of a U-shape groove as long as no cracks are generated on the substrate.
  • a sulfuric acid type etching solution may be used for wet etching, and a chlorine gas may be used for dry etching. Since the pattern dimension of the separation groove 21 is large and accuracy is not very important, etching masks need not be formed using the photolithography. That is, the etching masks may be formed using, for instance, the offset printing. In the formation of the separation grooves 21, the direction of the separation grooves 21 with respect to the crystal orientation of the substrate 10 is important.
  • FIG. 3 is a diagram showing a schematic cross-sectional view for explaining the third step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • an intermediate transfer film 31 is attached to a surface (the semiconductor device 13 side) of the substrate 10.
  • the intermediate transfer film 31 is a flexible band-shape film, the surface of which is coated with an adhesive.
  • FIG. 4 is a diagram showing a schematic cross-sectional view for explaining the fourth step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • a selective etching solution 41 is filled in the separation grooves 21.
  • low concentration hydrochloric acid having high selectivity to aluminum-arsenic is used as the selective etching solution 41.
  • hydrochloric acid from the vicwpoint of selectivity.
  • FIG 5 is a diagram showing a schematic cross-sectional view for explaining the fifth step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • this step after a predetermined period of time has elapsed since the application of the selective etching solution 41 to the separation grooves 21 in the fourth step, the whole sacrificial layer 11 is removed from the substrate 10 using the selective etching process. After this, pure water is introduced to the portions where the separation grooves 32 and the sacrificial layer 11 were present to rinse the portions.
  • FIG. 6 is a diagram showing a schematic cross-sectional view for explaining the sixth step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • the functional layers 12 are separated from the substrate 10.
  • the functional layers 12 attached to the intermediate transfer film 31 are separated from the substrate 10 by separating the intermediate transfer film 31 from the substrate 10.
  • the functional layers 12 on which the semiconductor devices 13 are formed are separated by the formation of the separation grooves 21 and the etching of the sacrificial layer 11 to be formed as a semiconductor element of a predetermined shape, for instance, a micro tile shape, which will also be referred to as a micro tile element 61 hereinafter, and are attached and supported by the intermediate transfer film 31.
  • the thickness of the functional layer be in the range of about 1 to 8 ⁇ m, and the dimensions (i.e., length and width) thereof be in the range of about several tens to several hundred ⁇ m, for instance.
  • the substrate 10, from which the functional layers 12 are separated for the formation of another semiconductor device.
  • the above-mentioned first to sixth steps may be repeated by providing a plurality of the sacrificial layers 11 in advance, and hence, the micro tile elements 61 may be repeatedly produced.
  • FIG. 7 is a diagram showing a schematic cross-sectional view for explaining the seventh step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • the micro tile elements 61 are aligned at desired positions on a final substrate 71 by transferring the intermediate transfer film 31 to which the micro tile elements 61 are attached.
  • the final substrate 71 is made of a silicon semiconductor, and an LSI area 72 has been provided with the final substrate 71.
  • an adhesive composition 73 for adhering the micro tile elements 61 is applied to desired positions on the final substrate 71.
  • FIG. 8 is a diagram showing a schematic cross-sectional view for explaining the eighth step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • the micro tile elements 61 which have been aligned at desired positions on the final substrate 71, are pressed against the final substrate 71 via the intermediate transfer film 31 using a collet 81 so that the micro tile elements 61 are joined to the final substrate 71.
  • the adhesive composition 73 is applied to the desired positions on the final substrate 71, the micro tile elements 61 are attached to the desired positions on the final substrate 71.
  • the adhesive composition is used as a means for adhering the micro tile elements 61 on the final substrate 71, it is possible to use other adhering means.
  • FIG. 9 is a diagram showing a schematic cross-sectional view for explaining the ninth step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • the intermediate transfer film 31 is separated from the micro tile elements 61 by eliminating the adhesive power from the intermediate transfer film 31.
  • a UV curable adhesive composition or a thermosetting adhesive composition may be used for the adhesive composition on the intermediate transfer film 31.
  • the collet 81 is made of a transparent material so that the adhesive power of the intermediate transfer film 31 may be eliminated by irradiating ultraviolet (UV) rays from an end of the collet 81.
  • UV ultraviolet
  • the thermosetting adhesive composition it is sufficient to heat the collet 81 to eliminate the adhesive power.
  • micro tile elements 61 are firmly joined to the final substrate 71 by subjecting them to a heating process, etc.
  • FIG. 10 is a diagram showing a schematic cross-sectional view for explaining the eleventh step of the method for manufacturing a semiconductor integrated circuit according to the embodiment of the present invention.
  • the electrodes of the micro tile elements 61 are electrically connected to the circuit on the final substrate 71 via wiring 91 to form an LSI chip.
  • the final substrate 71 not only the silicon semiconductor but also a quartz substrate or a plastic film may be applied.
  • the silicon semiconductor is applied as the final substrate 71, it is possible to make it a substrate having a charge coupled device (CCD).
  • CCD charge coupled device
  • a glass substrate, such as one of quartz is applied as the final substrate 71, it may be used for liquid crystal displays (LCDs) or organic electroluminescent displays.
  • the plastic film is applied as the final substrate 71, this may be used for LCDs, organic electroluminescent panels, or IC film packages.
  • the first to eleventh steps of the second embodiment correspond to the first to eleventh steps of the first embodiment.
  • the significant difference between the first and second embodiments is that the method used for selectively etching the sacrificial layer in the fourth step is different.
  • a silicon transistor is formed on a silicon-on-insulator (SOI) substrate using an ordinary process.
  • SOI silicon-on-insulator
  • a silicon oxide membrane which becomes a sacrificial layer is provided with the SOI substrate.
  • separation grooves are formed on the SOI substrate.
  • Each separation groove has a depth deep enough to reach at least the silicon oxide membrane which becomes the sacrificial layer in the SOI substrate.
  • the separation grooves may be formed using a method, such as an etching.
  • an intermediate transfer film is attached to a surface (the silicon transistor side) of the SOI substrate.
  • hydrogen fluoride is introduced to the separation groove in order to selectively etch only the silicon oxide membrane which forms the sacrificial layer.
  • the sacrificial layer made of the silicon oxide membrane is etched to separate the silicon transistor (silicon semiconductor element) from the silicon substrate.
  • the silicon transistor attached to the intermediate transfer film is separated from the SOI substrate by separating the intermediate transfer film from the SOI substrate.
  • the silicon transistors are aligned at desired positions on the final substrate by moving the intermediate transfer film.
  • a glass substrate for liquid crystal is used as the final substrate.
  • the silicon transistors aligned at desired positions on the final substrate are joined to the final substrate by pressing against the final substrate via the intermediate transfer film using a collet.
  • an adhesive composition has been applied to the desired positions, each of the silicon transistors is adhered to the desired position on the final substrate.
  • the adhesive power of the intermediate transfer film is eliminated to separate the intermediate transfer film from the silicon transistor.
  • the silicon transistor is completely joined to the final substrate by subjecting the transistor to a heating process, and so forth.
  • the electrodes of the transistor are connected to the circuit on the final substrate via wiring to form the glass substrate for liquid crystal, a driving circuit therefor, and so forth.
  • An adhesive composition 73 such as an ultraviolet curable resin, thermosetting resin, and polyimide is applied to one of the micro tile elements 61 and the final substrate 71.
  • the micro tile elements 61 and the final substrate 71 are closely contacted via the adhesive composition 73.
  • Ultraviolet rays are irradiated onto the portion of the adhesive composition 73, which has been protruded, to cure that portion of the adhesive composition so that the micro tile elements 61 is temporary attached to the final substrate 71.
  • the micro tile elements 61 and the final substrate 71 are closely contacted via the adhesive composition 73, and then the adhesive force between the intermediate transfer film 31 and the micro tile elements 61 is sufficiently reduced to achieve the temporary attachment using the viscosity of the adhesive composition 73.
  • the micro tile elements 61 and the final substrate 71 are closely contacted via the adhesive composition 73, and in this state the collet 81 or the final substrate 71 is heated to cure the adhesive composition 73 to achieve the temporary attachment.
  • the intermediate transfer film 31 is separated from the micro tile elements 61, and then the adhesive composition 73 portion is heated to completely fix the micro tile elements 61 onto the final substrate 71.
  • the thermal conductivity of a resin which functions as the adhesive composition 73
  • the thermal conductivity of the adhesive composition 73 is increased by mixing therewith a fine powder of diamond, silicon, gold, silver, copper, aluminum nitride, etc., as a filler.
  • the particle size of the filler is controlled so that it acts as a spacer, a uniform thickness of the adhesive layer may be stably secured between the micro tile elements 61 and the final substrate 71. Accordingly, it becomes possible to join the micro tile elements 61 parallel to the final substrate 71.
  • a silicon oxide (SiO 2 ) membrane is formed in advance on the surface of the final substrate 71 to be joined to the micro tile elements 61, or the joining surface of the final substrate 71 is made as a glass. Then, a sodium silicate solution is applied to the joining surface of the final substrate 71 or to the micro tile elements 61, and the micro tile elements 61 are closely contacted the final substrate 71. After this, when the contacted portion is heated to about 80°C, glassy materials are formed at the interface, and the micro tile elements 61 are joined to the final substrate 71.
  • SiO 2 silicon oxide
  • micro tile elements 61 On the joining surface of the micro tile elements 61, aluminum-gallium-arsenic (AlGaAs) is formed, and on the joining surface of the final substrate 71, silicon oxide (SiO 2 ) membrane is formed, or the surface is made a glass. Then, the micro tile elements 61 are closely contacted with the final substrate 71 via diluted hydrogen fluoride added to pure water (diluted HF). In this manner, the diluted hydrogen fluoride added to pure water (diluted HF) slightly dissolves the joining surface of both the micro tile elements 61 and the final substrate 71, and the micro tile elements 61 are attached to the final substrate 71.
  • diluted hydrogen fluoride added to pure water diluted HF
  • the micro tile elements 61 are closely contacted with the final substrate 71, and a voltage between 500 to 2,000 V is applied between the micro tile elements 61 and the final substrate 71 to heat the close contacted portion so that the micro tile elements 61 are joined to the final substrate 71.
  • the temperature of about 400°C is required for the joining process; however, according to this embodiment of the present invention, the limit of the heating temperature during the joining process is determined by the heat resisting temperature of the intermediate transfer film 31.
  • FIG. 11 is a diagram showing a schematic cross-sectional view for explaining this joining method.
  • both ends of the intermediate transfer film 31 are supported by a film retaining frame 31a.
  • a plurality of micro tile elements 61 (not shown in the figure) are attached to the intermediate transfer film 31 with predetermined intervals therebetween.
  • each of the micro tile elements 61 is attached to the lower surface of the intermediate transfer film 31 in the figure (i.e., the oppsite side of the surface to which a plurality of the collets 81' make contact) at portions corresponding to the contacting portion of the respective collet 81'.
  • a plurality of the micro tile elements 61 are pressed against the final substrate 71 at the same time via the intermediate transfer film 31 by moving the plurality of collets 81' towards the final substrate side 71 (i.e., the downward direction in the figure) at the same time so that the plurality of the micro tile elements 61 are joined to the final substrate 71 at the same time.
  • the pressure applied to the surface of the intermediate transfer film 31 to which the collets 81' make contact is decreased so that the intermediate transfer film 31 is drawn in the direction indicated by the arrows P. Accordingly, portions of the intermediate transfer film 31 are curved in the direction indicated by the arrows P as shown in the figure. In this manner, it becomes possible to prevent substances other than the corresponding micro tile element 61 (for instance, the other micro tile elements 61, the intermediate transfer film 31, etc.), which is pressed by the respective collet 81', from making contact with the final substrate 71.
  • FIG. 18 is a diagram showing a schematic perspective view of an example of conventional hybrid integrated circuits.
  • a silicon LSI chip 111 includes a LSI area 112.
  • a photodiode chip 101a, a VCSEL chip 101b, and a HEMT chip 101c are joined to the surface of the silicon LSI chip 111.
  • the limit in size of the chip that can be handled using the conventional mounting techniques is thickness of several ten ⁇ m x surface area of several hundred ⁇ m 2 . Accordingly, the size of the photodiode chip 101a, the VCSEL chip 101b, and the HEMT chip 101c become greater than the thickness of several tens of ⁇ m x surface area of several hundred ⁇ m 2 .
  • FIG 12 is a schematic perspective view showing an example of the integrated circuits which are manufactured by using the method for manufacturing the semiconductor integrated circuit according to an embodiment of the present invention.
  • the silicon LSI chip which is the final substrate 71, includes the LSI area 72.
  • a photodiode tile 61a, a VCSEL tile 61b, and a high performance transistor tiles 61c are joined to the surface of the final substrate 71.
  • the photodiode tile 61a, the VCSEL tile 61b, and the high performance transistor tile 61c are manufactured as the micro tile elements 61 and are joined using the manufacturing method according to the first embodiment of the present invention.
  • a semiconductor element i.e., the micro tile element 61
  • a freely chosen kind of substrate such as silicon, quartz, sapphire, metals, ceramics, and plastic films.
  • a test can be performed on a semiconductor element in advance and the semiconductor may be selected based on the result of the test since the semiconductor element (the semiconductor device 13) is processed to be the micro tile element 61 after the semiconductor element is formed on the semiconductor substrate (the substrate 10).
  • the entire semiconductor substrate (the substrate 10) from which the micro tile elements 61 are produced can be used for the semiconductor devices 13 except the portion that is used for the separation grooves. Accordingly, it becomes possible to increase the efficiency in using the area of the semiconductor substrate (the substrate 10), and to reduce the manufacturing cost.
  • each of the micro tile elements 61 may be selected and joined to the final substrate 71.
  • the micro tile elements 61 are joined to the final substrate 71 in a completed state as a semiconductor element, a complicated semiconductor process is not required after the joining process. Accordingly, it is not necessary to treat the whole final substrate 71 after the micro tile elements 61 are joined to the final substrate 71, and hence, it becomes possible to reduce the unnecessary activity in the manufacturing process.
  • a vertical cavity surface emitting laserdiode (VCSEL) and a photodiode (PD) are disposed on a silicon LSI using the above method according to the first embodiment of the present invention.
  • VCSEL vertical cavity surface emitting laserdiode
  • PD photodiode
  • a compound semiconductor heterojunction bipolar transistor is disposed on a silicon LSI using the above method according to the first embodiment of the present invention.
  • the length of wiring can be shortened, and hence, high performance of the circuits can be realized.
  • the whole semiconductor substrate (the substrate 10) from which the micro tile elements 61 are produced, can be used as the semiconductor devices 13 except the portion that is used for the separation grooves 21. Accordingly, it becomes possible to increase the efficiency in using the area of the AgAs substrate, which is expensive, and to reduce the manufacturing cost.
  • a micro-silicon transistor instead of a thin film transistor (TFT) is attached using the manufacturing method according to the present invention. That is, the silicon transistors are attached to a glass substrate for liquid crystal by using the above-mentioned method according to the second embodiment of the present invention. In this manner, it becomes possible to obtain a switching function, the performance of which is better compared to the case where the TFT is employed.
  • TFT thin film transistor
  • the manufacturing method according to the second embodiment of the present invention explained above, it becomes possible to minimize the useless area by densely forming the micro silicon transistors on a silicon substrate, dividing the transistors using the separation layers and the sacrificial layers, and attaching the transistors only to necessary portions. Accordingly, the manufacturing cost can be significantly reduced.
  • each pixel of an organic electroluminescent device which is an electrooptic device
  • a micro-silicon transistor instead of a thin film transistor (TFT)
  • TFT thin film transistor
  • FIG. 13 is a diagram showing a cross-sectional view of an example of the electroluminescent devices which is an electrooptic device according to the embodiment of the present invention.
  • an organic electroluminescent device 1 includes an optically transparent substrate (light permeable layer) 2, an organic electroluminescent element (light emitting element) 9 including a light emitting layer 5 and a positive hole transporting layer 6, and a sealing substrate 320.
  • the light emitting layer 5 is disposed between a pair of electrodes (a cathode 7 and an anode 8) and is made of an organic electroluminescent material.
  • a low refractive index layer, and a sealing layer may be laminated between the substrate 2 and the organic electroluminescent element 9 if necessary. The low refractive index layer is disposed closer to the substrate 2 as compared to the sealing layer.
  • the materials that can be used for forming the substrate 2 include a transparent or translucent material through which light may pass, for instance, a transparent glass, quartz, sapphire, or transparent synthetic resins, such as polyester, polyacrylate, polycarbonate, and polyetherketone.
  • a soda-lime glass which is inexpensive may be suitably used as a material for forming the substrate 2.
  • the substrate 2 may be made of an opaque substance.
  • ceramics such as alumina
  • a sheet of metal such as stainless steel, which is subjected to an insulating treatment like surface oxidation, thermosetting resins, and thermoplastic resins may be suitably used.
  • the anode 8 is a transparent electrode made of indium tin oxide (ITO), for example, and light can be transmitted through the anode 8.
  • the positive hole transporting layer 6 may be made of, for instance, triphenylamine derivative (TPD), pyrazoline derivative, arylamine derivative, stilbene derivative, and triphenyldiamine derivative. More specifically, examples of the anode 8 include those disclosed in Japanese Unexamined Patent Application, First publication No. Sho 63-70257, Japanese Unexamined Patent Application, First publication No. Sho 63-175860, Japanese Unexamined Patent Application, First publication No. Hei 2-135359, Japanese Unexamined Patent Application, First publication No. Hei 2-135361, Japanese Unexamined Patent Application, First publication No.
  • a positive hole injection layer may be formed instead of the positive hole transporting layer, and it is possible to form both the positive hole injection layer and the positive hole transporting layer.
  • the materials that may be used for forming the positive hole injection hole include, for instance, copper phthalocyanine (CuPc), polyphenylenevinylene which is a polytetrahydrothiophenylphenylene, 1,1-bis-(4-N,N-ditolylaminophenyl)cyclohexane, and tris(8-hydroxyquinolinol).
  • CuPc copper phthalocyanine
  • CuPc copper phthalocyanine
  • Non-limiting examples of the materials that may be used for forming the light emitting layer 5 include, for instance, low molecular organic light emitting pigments and high molecular light emitting materials, i.e., various fluorescent substances and phosphorescent substances, and organic electroluminescent materials, such as Alq 3 (aluminum chelate complexes).
  • organic electroluminescent materials such as Alq 3 (aluminum chelate complexes).
  • conjugated polymers which function as a light emitting material use of one which includes an arylenevinylene or polyfluorene structure is particularly preferable.
  • the cathode 7 is a metal electrode made of aluminum (Al), magnesium (Mg), gold (Au), silver (Ag) and so forth.
  • an electron transporting layer or an electron injection layer between the cathode 7 and the light emitting layer 5.
  • Materials that can be used for forming the electron transporting layer are not particularly limited, and examples of such materials include, for instance, oxadiazole derivatives, anthraquinodimethane and its derivatives, benzoquinone and its derivatives, naphthoquinone and its derivatives, anthraquinone and its derivatives, tetracyanoanthraquinodimethane and its derivatives, fluorenone derivatives, diphenyldicyanoethylene and its derivatives, diphenoquinone derivatives, and metal complexes of 8-hydroxyquinoline and its derivatives.
  • examples of the materials that can be used for the electron transporting layer include those disclosed in Japanese Unexamined Patent Application, First publication No. Sho 63-70257, Japanese Unexamined Patent Application, First publication No. Sho 63-175860, Japanese Unexamined Patent Application, First publication No. Hei 2-135359, Japanese Unexamined Patent Application, First publication No. Hei 2-135361, Japanese Unexamined Patent Application, First publication No. Hei 2-209988, Japanese Unexamined Patent Application, First publication No. Hei 3-37992, and Japanese Unexamined Patent Application, First publication No. Hei 3-152184.
  • the organic electroluminescent device 1 is of an active matrix type, and in practice, a plurality of data lines and scan lines are arranged on the substrate 2 in a grid.
  • an organic electroluminescent element is connected to each pixel, which is divided by the data lines and the scan lines to be disposed in a matrix, via driving TFTs, such as switching transistors and driving transistors.
  • driving TFTs such as switching transistors and driving transistors.
  • micro silicon transistors of the present invention are attached to each pixel instead of the driving TFTs, such as the switching transistors and the driving transistors, conventionally provided with each pixel.
  • the attachment of the micro silicon transistors is carried out using the above-mentioned first to eleventh steps of the manufacturing method according to the embodiment of the present invention.
  • FIG. 14 is a diagram showing a case where the electrooptic device according to the embodiment of the present invention is applied to an active matrix type display device (an electrooptic device) using electroluminescent elements.
  • FIG. 14 which is a circuit diagram
  • a plurality of scan lines 131, a plurality of signal lines 132 extending in directions crossing the scan lines 131, and a plurality of common feed lines 133 extending in directions parallel to the signal lines 132 are arranged on the substrate.
  • a pixel (a pixel area element) AR is formed at each of the position where the scan line 131 crosses the signal line 132.
  • a data line driving circuit 390 having a shift register, a level shifter, a video line, and an analog switch is provided for the signal lines 132.
  • a scan line driving circuit 380 including a shift register and a level shifter is provided with the scan line 131.
  • a first transistor 322, a retention volume cap, a second transistor 324, a pixel electrode 323, and a light emitting portion (light emitting layer) 360 are provided in each of the pixel area AR.
  • a scan signal is supplied to a gate via the scan line 131.
  • the retention volume cap retains an image signal supplied from the signal line 132 via the first transistor 322.
  • the image signal retained by the retention volume cap is supplied to a gate of the second transistor 324.
  • a driving current flows to the pixel electrode 323 from the common feed lines 133 via the second transistor 324 when the pixel electrode 323 is electrically connected to the common feed lines 133.
  • the light emitting portion 360 is disposed between the pixel electrode 323, which functions as an anode, and a common electrode 222, which functions as a cathode.
  • the first transistor 322, and the second transistor 324 are micro silicon transistors which are attached to a substrate of the electroluminescent display device manufactured by using the above explained first to eleventh steps according to the present invention.
  • the light emitting layer 360 emits light in accordance with the amount of current which flows through the light emitting layer 360.
  • FIG. 15 is a diagram showing a perspective view of a mobile phone, which is an example of the electronic devices according to the embodiment of the present invention.
  • the reference numeral 1000 indicates a body of the mobile phone
  • the reference numeral 1001 indicates a display portion to which the above-mentioned electrooptic device of the present invention has been applied.
  • FIG. 16 is a diagram showing a perspective view of a wristwatch type electronic device, which is another example of the electronic devices according to the embodiment of the present invention.
  • the reference numeral 1100 indicates a body of the watch
  • the reference numeral 1101 indicates a display portion to which the above-mentioned electrooptic device of the present invention has been applied.
  • FIG. 17 is a diagram showing a perspective view of a portable information processing device, such as a word processor and a personal computer, which is an example of the electronic devices according to the embodiment of the present invention.
  • the reference numeral 1200 indicates an information processing device
  • the reference numeral 1202 indicates an input unit, such as a keyboard
  • the reference numeral 1204 indicates a body of the information processing device
  • the reference numeral 1206 indicates a display portion to which the above-mentioned electrooptic device of the present invention has been applied.
  • each of the devices has an excellent display grade, and in particular, an electronic device having an electroluminescent display unit, which includes a high-response, and bright screen, may be realized. Also, by using the manufacturing method according to the embodiment of the present invention, the size of the electronic device may be reduced as compared with that of a conventional device. Moreover, by using the manufacturing method according to the embodiment of the present invention, the manufacturing cost may be reduced as compared with conventional manufacturing methods.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • Thin Film Transistor (AREA)
  • Die Bonding (AREA)
  • Semiconductor Lasers (AREA)
  • Light Receiving Elements (AREA)
  • Wire Bonding (AREA)
EP02258803A 2001-12-28 2002-12-19 Integrierte Halbleiterschaltung und Verfahren zu deren Herstellung Withdrawn EP1326289A3 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001401378A JP4211256B2 (ja) 2001-12-28 2001-12-28 半導体集積回路、半導体集積回路の製造方法、電気光学装置、電子機器
JP2001401378 2001-12-28

Publications (2)

Publication Number Publication Date
EP1326289A2 true EP1326289A2 (de) 2003-07-09
EP1326289A3 EP1326289A3 (de) 2004-11-17

Family

ID=19189766

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02258803A Withdrawn EP1326289A3 (de) 2001-12-28 2002-12-19 Integrierte Halbleiterschaltung und Verfahren zu deren Herstellung

Country Status (3)

Country Link
US (1) US6858518B2 (de)
EP (1) EP1326289A3 (de)
JP (1) JP4211256B2 (de)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1526574A2 (de) * 2003-10-22 2005-04-27 Oki Data Corporation Halbleiterbauelement, Leuchtdioden-Druckkopf und Bilderzeugungsgerät unter Verwendung von diesem Druckkopf, und Herstellungsverfahren
DE102004033645A1 (de) * 2004-05-10 2005-12-15 Advanced Chip Engineering Technology Inc. Herstellungswerkzeug für eine Waferebene-Packung und Verfahren zum Anordnen von Chips
DE102004059122A1 (de) * 2004-12-08 2006-06-22 Infineon Technologies Austria Ag Elektrostatische Haltevorrichtung sowie zugehöriges Herstellungsverfahren
WO2008050901A1 (en) 2006-10-27 2008-05-02 Canon Kabushiki Kaisha Semiconductor member, semiconductor article manufacturing method, and led array using the manufacturing method
WO2009044923A1 (en) * 2007-10-04 2009-04-09 Canon Kabushiki Kaisha Method for manufacturing light emitting device
US7700402B2 (en) 2003-10-24 2010-04-20 Leonhard Kurz Stiftung & Co. Kg Method for production of a film
US7820529B2 (en) 2004-03-22 2010-10-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing integrated circuit
DE102009056894A1 (de) * 2009-12-10 2011-06-16 Eads Deutschland Gmbh Verfahren zur Herstellung eines Bauteils mit mindestens einem Mikrosensor
EP2378547A1 (de) * 2009-01-27 2011-10-19 Panasonic Electric Works Co., Ltd. Verfahren zur montage von halbleiterchips, in diesem verfahren hergestelltes halbleiterbauelement, verfahren zur verbindung von halbleiterchips sowie dreidimensionale struktur mit verdrahtung auf der oberfläche sowie herstellungsverfahren dafür
US8168512B2 (en) 2005-11-04 2012-05-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
WO2013176804A1 (en) * 2012-05-21 2013-11-28 Cooledge Lighting Inc. Light - emitting dies incorporating wavelength - conversion materials and its fabrication methods
US8680558B1 (en) 2012-01-24 2014-03-25 Cooledge Lighting Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US8896010B2 (en) 2012-01-24 2014-11-25 Cooledge Lighting Inc. Wafer-level flip chip device packages and related methods
US8907362B2 (en) 2012-01-24 2014-12-09 Cooledge Lighting Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US9070393B2 (en) 2009-01-27 2015-06-30 Panasonic Corporation Three-dimensional structure in which wiring is provided on its surface
US9082438B2 (en) 2008-12-02 2015-07-14 Panasonic Corporation Three-dimensional structure for wiring formation
US9343443B2 (en) 2014-02-05 2016-05-17 Cooledge Lighting, Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10042947A1 (de) * 2000-08-31 2002-03-21 Osram Opto Semiconductors Gmbh Strahlungsemittierendes Halbleiterbauelement auf GaN-Basis
JP3812500B2 (ja) 2002-06-20 2006-08-23 セイコーエプソン株式会社 半導体装置とその製造方法、電気光学装置、電子機器
TWI226138B (en) * 2003-01-03 2005-01-01 Super Nova Optoelectronics Cor GaN-based LED vertical device structure and the manufacturing method thereof
JP2004312666A (ja) * 2003-03-25 2004-11-04 Fuji Photo Film Co Ltd 固体撮像装置及び固体撮像装置の製造方法
JP4042608B2 (ja) * 2003-04-01 2008-02-06 セイコーエプソン株式会社 トランジスタ及び電子機器
JP4400327B2 (ja) 2003-09-11 2010-01-20 セイコーエプソン株式会社 タイル状素子用配線形成方法
JP4672329B2 (ja) * 2003-10-22 2011-04-20 株式会社沖データ 半導体装置、及び、それを用いたｌｅｄプリントヘッド、画像形成装置、半導体装置の製造方法
JP4586350B2 (ja) * 2003-10-24 2010-11-24 セイコーエプソン株式会社 薄膜デバイス及び電子機器
WO2005057658A1 (en) 2003-12-15 2005-06-23 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit device, noncontact thin film integrated circuit device and method for manufacturing the same, and idtag and coin including the noncontact thin film integrated circuit device
US7271076B2 (en) * 2003-12-19 2007-09-18 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of thin film integrated circuit device and manufacturing method of non-contact type thin film integrated circuit device
US7566010B2 (en) * 2003-12-26 2009-07-28 Semiconductor Energy Laboratory Co., Ltd. Securities, chip mounting product, and manufacturing method thereof
JP4534491B2 (ja) * 2004-01-09 2010-09-01 ソニー株式会社 電子応用装置の製造方法およびマイクロロッドトランジスタのアッセンブリ方法
KR101127888B1 (ko) * 2004-02-06 2012-03-21 가부시키가이샤 한도오따이 에네루기 켄큐쇼 박막 집적회로의 제조방법 및 소자 기판
JP5030388B2 (ja) * 2004-03-22 2012-09-19 株式会社半導体エネルギー研究所 薄膜集積回路の作製方法
JP2006049859A (ja) * 2004-06-29 2006-02-16 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
US7307005B2 (en) * 2004-06-30 2007-12-11 Intel Corporation Wafer bonding with highly compliant plate having filler material enclosed hollow core
JP4801337B2 (ja) * 2004-09-21 2011-10-26 株式会社半導体エネルギー研究所 半導体装置の作製方法
FR2877142B1 (fr) * 2004-10-21 2007-05-11 Commissariat Energie Atomique Procede de transfert d'au moins un objet de taille micrometrique ou millimetrique au moyen d'une poignee en polymere.
US7238589B2 (en) * 2004-11-01 2007-07-03 International Business Machines Corporation In-place bonding of microstructures
US8242025B2 (en) * 2006-01-16 2012-08-14 Panasonic Corporation Method for producing semiconductor chip, and field effect transistor and method for manufacturing same
JP2008053250A (ja) * 2006-08-22 2008-03-06 Sony Corp 半導体装置の製造方法
JP5129939B2 (ja) * 2006-08-31 2013-01-30 沖電気工業株式会社 半導体装置の製造方法
WO2008036837A2 (en) * 2006-09-20 2008-03-27 The Board Of Trustees Of The University Of Illinois Release strategies for making transferable semiconductor structures, devices and device components
TWI348229B (en) * 2007-07-19 2011-09-01 Advanced Optoelectronic Tech Packaging structure of chemical compound semiconductor device and fabricating method thereof
JP4962266B2 (ja) * 2007-10-23 2012-06-27 富士ゼロックス株式会社 光導波路の製造方法
CN102301456A (zh) * 2008-12-17 2011-12-28 奥塔装置公司 基于带的外延剥离设备和方法
JP2012191019A (ja) * 2011-03-10 2012-10-04 Shin Etsu Chem Co Ltd 光半導体装置用接着剤シートの製造方法及び光半導体装置用接着剤シート
US9765934B2 (en) 2011-05-16 2017-09-19 The Board Of Trustees Of The University Of Illinois Thermally managed LED arrays assembled by printing
KR102070099B1 (ko) * 2017-03-23 2020-03-02 광주과학기술원 방사선 차폐 기능을 갖는 플렉서블 우주용 태양 전지 어레이 및 그 제조 방법
JP6900006B2 (ja) * 2018-02-14 2021-07-07 東芝デバイス＆ストレージ株式会社 チップ移載部材、チップ移載装置、およびチップ移載方法
JP2021052099A (ja) * 2019-09-25 2021-04-01 日本電気株式会社 転写装置および転写方法
US11886001B2 (en) * 2019-12-20 2024-01-30 Snap Inc. Optical waveguide fabrication process

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6372665A (ja) 1986-09-12 1988-04-02 Fuji Xerox Co Ltd 電子写真用電荷輸送材料の製造方法
JPS63175860A (ja) 1987-01-16 1988-07-20 Fuji Xerox Co Ltd 電子写真感光体
JP2651237B2 (ja) 1989-02-10 1997-09-10 出光興産株式会社 薄膜エレクトロルミネッセンス素子
JPH02135361A (ja) 1988-11-16 1990-05-24 Fuji Xerox Co Ltd 電子写真感光体
JPH02135359A (ja) 1988-11-16 1990-05-24 Fuji Xerox Co Ltd 電子写真感光体
JPH0337992A (ja) 1989-07-04 1991-02-19 Idemitsu Kosan Co Ltd 有機エレクトロルミネッセンス素子の製造方法
JPH03152184A (ja) 1989-11-08 1991-06-28 Nec Corp 有機薄膜ｅｌ素子
US5073230A (en) 1990-04-17 1991-12-17 Arizona Board Of Regents Acting On Behalf Of Arizona State University Means and methods of lifting and relocating an epitaxial device layer
US5827751A (en) 1991-12-06 1998-10-27 Picogiga Societe Anonyme Method of making semiconductor components, in particular on GaAs of InP, with the substrate being recovered chemically
WO1993021663A1 (en) 1992-04-08 1993-10-28 Georgia Tech Research Corporation Process for lift-off of thin film materials from a growth substrate
US5286335A (en) 1992-04-08 1994-02-15 Georgia Tech Research Corporation Processes for lift-off and deposition of thin film materials
US5465009A (en) 1992-04-08 1995-11-07 Georgia Tech Research Corporation Processes and apparatus for lift-off and bonding of materials and devices
JPH06151720A (ja) 1992-11-12 1994-05-31 Nippon Telegr & Teleph Corp <Ntt> モノリシック集積回路の構成法
JPH09503622A (ja) 1993-09-30 1997-04-08 コピン・コーポレーシヨン 転写薄膜回路を使用した３次元プロセッサー
US5391257A (en) 1993-12-10 1995-02-21 Rockwell International Corporation Method of transferring a thin film to an alternate substrate
US6033995A (en) 1997-09-16 2000-03-07 Trw Inc. Inverted layer epitaxial liftoff process
JP3144387B2 (ja) 1998-08-17 2001-03-12 日本電気株式会社 半導体装置の製造方法
US6214733B1 (en) * 1999-11-17 2001-04-10 Elo Technologies, Inc. Process for lift off and handling of thin film materials

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
ERSEN A ET AL: "DIRECT BONDING OF GAAS FILMS ON SILICON CIRCUITS BY EPITAXIAL LIFTOFF" SOLID STATE ELECTRONICS, ELSEVIER SCIENCE PUBLISHERS, BARKING, GB, vol. 36, no. 12, 1 December 1993 (1993-12-01), pages 1731-1739, XP000414031 ISSN: 0038-1101 *
KANESHIRO C ET AL INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS: "Transfer and bonding process of semiconductor coupled SAW device suited for mass-production" 2001 IEEE ULTRASONICS SYMPOSIUM PROCEEDINGS. ATLANTA, GA, OCT. 7 - 10, 2001, IEEE ULTRASONICS SYMPOSIUM PROCEEDINGS, NEW YORK, NY : IEEE, US, vol. VOL. 2 OF 2, 7 October 2001 (2001-10-07), pages 221-224, XP010584513 ISBN: 0-7803-7177-1 *
NAKANISHI H ET AL: "Studies on SiO2-SiO2 bonding with hydrofluoric acid-room temperature and low stress bonding technique for MEMS" MICRO ELECTRO MECHANICAL SYSTEMS, 1998. MEMS 98. PROCEEDINGS., THE ELEVENTH ANNUAL INTERNATIONAL WORKSHOP ON HEIDELBERG, GERMANY 25-29 JAN. 1998, NEW YORK, NY, USA,IEEE, US, 25 January 1998 (1998-01-25), pages 609-614, XP010270211 ISBN: 0-7803-4412-X *
NGUYEN H ET AL: "A substrate-independent wafer transfer technique for surface-micromachined devices" PROCEEDINGS IEEE THIRTEENTH ANNUAL INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, 23 January 2000 (2000-01-23), pages 628-632, XP010377201 *
SHOJI S ET AL: "Low-temperature anodic bonding using lithium aluminosilicate-beta-quartz glass ceramic" SENSORS AND ACTUATORS A, ELSEVIER SEQUOIA S.A., LAUSANNE, CH, vol. 64, no. 1, 1998, pages 95-100, XP004102143 ISSN: 0924-4247 *

Cited By (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1526574A2 (de) * 2003-10-22 2005-04-27 Oki Data Corporation Halbleiterbauelement, Leuchtdioden-Druckkopf und Bilderzeugungsgerät unter Verwendung von diesem Druckkopf, und Herstellungsverfahren
US8343848B2 (en) 2003-10-22 2013-01-01 Oki Data Corporation Semiconductor device, LED print head and image-forming apparatus using same, and method of manufacturing semiconductor device
EP1526574A3 (de) * 2003-10-22 2011-04-27 Oki Data Corporation Halbleiterbauelement, Leuchtdioden-Druckkopf und Bilderzeugungsgerät unter Verwendung von diesem Druckkopf, und Herstellungsverfahren
US7700402B2 (en) 2003-10-24 2010-04-20 Leonhard Kurz Stiftung & Co. Kg Method for production of a film
US8058152B2 (en) 2004-03-22 2011-11-15 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing integrated circuit
US7820529B2 (en) 2004-03-22 2010-10-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing integrated circuit
DE102004033645A1 (de) * 2004-05-10 2005-12-15 Advanced Chip Engineering Technology Inc. Herstellungswerkzeug für eine Waferebene-Packung und Verfahren zum Anordnen von Chips
DE102004033645B4 (de) * 2004-05-10 2006-08-31 Advanced Chip Engineering Technology Inc. Herstellungswerkzeug für eine Waferebene-Packung und Verfahren zum Anordnen von Chips
DE102004059122A1 (de) * 2004-12-08 2006-06-22 Infineon Technologies Austria Ag Elektrostatische Haltevorrichtung sowie zugehöriges Herstellungsverfahren
DE102004059122B4 (de) * 2004-12-08 2009-08-27 Infineon Technologies Austria Ag Elektrostatische Haltevorrichtung sowie zugehöriges Herstellungsverfahren
US8168512B2 (en) 2005-11-04 2012-05-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
WO2008050901A1 (en) 2006-10-27 2008-05-02 Canon Kabushiki Kaisha Semiconductor member, semiconductor article manufacturing method, and led array using the manufacturing method
EP2082439A4 (de) * 2006-10-27 2011-08-03 Canon Kk Halbleiterglied, halbleiterartikel-herstellungsverfahren und das herstellungsverfahren verwendendes led-array
US8670015B2 (en) 2006-10-27 2014-03-11 Canon Kabushiki Kaisha Semiconductor member, semiconductor article manufacturing method, and LED array using the manufacturing method
EP2082439A1 (de) * 2006-10-27 2009-07-29 Canon Kabushiki Kaisha Halbleiterglied, halbleiterartikel-herstellungsverfahren und das herstellungsverfahren verwendendes led-array
US8237761B2 (en) 2006-10-27 2012-08-07 Canon Kabushiki Kaisha Semiconductor member, semiconductor article manufacturing method, and LED array using the manufacturing method
WO2009044923A1 (en) * 2007-10-04 2009-04-09 Canon Kabushiki Kaisha Method for manufacturing light emitting device
CN101816072B (zh) * 2007-10-04 2012-04-25 佳能株式会社 用于制造发光器件的方法
US9082438B2 (en) 2008-12-02 2015-07-14 Panasonic Corporation Three-dimensional structure for wiring formation
US8901728B2 (en) 2009-01-27 2014-12-02 Panasonic Corporation Method of mounting semiconductor chips, semiconductor device obtained using the method, method of connecting semiconductor chips, three-dimensional structure in which wiring is provided on its surface, and method of producing the same
US9795033B2 (en) 2009-01-27 2017-10-17 Panasonic Corporation Method of mounting semiconductor chips, semiconductor device obtained using the method, method of connecting semiconductor chips, three-dimensional structure in which wiring is provided on its surface, and method of producing the same
EP2378547A4 (de) * 2009-01-27 2013-12-04 Panasonic Corp Verfahren zur montage von halbleiterchips, in diesem verfahren hergestelltes halbleiterbauelement, verfahren zur verbindung von halbleiterchips sowie dreidimensionale struktur mit verdrahtung auf der oberfläche sowie herstellungsverfahren dafür
EP2378547A1 (de) * 2009-01-27 2011-10-19 Panasonic Electric Works Co., Ltd. Verfahren zur montage von halbleiterchips, in diesem verfahren hergestelltes halbleiterbauelement, verfahren zur verbindung von halbleiterchips sowie dreidimensionale struktur mit verdrahtung auf der oberfläche sowie herstellungsverfahren dafür
US9070393B2 (en) 2009-01-27 2015-06-30 Panasonic Corporation Three-dimensional structure in which wiring is provided on its surface
US8759148B2 (en) 2009-01-27 2014-06-24 Panasonic Corporation Method of mounting semiconductor chips, semiconductor device obtained using the method, method of connecting semiconductor chips, three-dimensional structure in which wiring is provided on its surface, and method of producing the same
DE102009056894A1 (de) * 2009-12-10 2011-06-16 Eads Deutschland Gmbh Verfahren zur Herstellung eines Bauteils mit mindestens einem Mikrosensor
DE102009056894B4 (de) * 2009-12-10 2011-11-10 Eads Deutschland Gmbh Verfahren zur Herstellung eines Bauteils mit mindestens einem Mikrosensor
US8907362B2 (en) 2012-01-24 2014-12-09 Cooledge Lighting Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US9236502B2 (en) 2012-01-24 2016-01-12 Cooledge Lighting, Inc. Wafer-level flip chip device packages and related methods
US8896010B2 (en) 2012-01-24 2014-11-25 Cooledge Lighting Inc. Wafer-level flip chip device packages and related methods
US8785960B1 (en) 2012-01-24 2014-07-22 Cooledge Lighting Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US8759125B2 (en) 2012-01-24 2014-06-24 Cooledge Lighting Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US8748929B2 (en) 2012-01-24 2014-06-10 Cooledge Lighting Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US8680558B1 (en) 2012-01-24 2014-03-25 Cooledge Lighting Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US9184351B2 (en) 2012-01-24 2015-11-10 Cooledge Lighting Inc. Polymeric binders incorporating light-detecting elements
US9190581B2 (en) 2012-01-24 2015-11-17 Cooledge Lighting Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US8884326B2 (en) 2012-01-24 2014-11-11 Cooledge Lighting Inc. Polymeric binders incorporating light-detecting elements and related methods
US9276178B2 (en) 2012-01-24 2016-03-01 Cooledge Lighting, Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US9496472B2 (en) 2012-01-24 2016-11-15 Cooledge Lighting Inc. Wafer-level flip chip device packages and related methods
US9478715B2 (en) 2012-01-24 2016-10-25 Cooledge Lighting Inc. Discrete phosphor chips for light-emitting devices and related methods
US9472732B2 (en) 2012-01-24 2016-10-18 Cooledge Lighting, Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
WO2013176804A1 (en) * 2012-05-21 2013-11-28 Cooledge Lighting Inc. Light - emitting dies incorporating wavelength - conversion materials and its fabrication methods
US9343444B2 (en) 2014-02-05 2016-05-17 Cooledge Lighting, Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods
US9343443B2 (en) 2014-02-05 2016-05-17 Cooledge Lighting, Inc. Light-emitting dies incorporating wavelength-conversion materials and related methods

Also Published As

Publication number Publication date
US6858518B2 (en) 2005-02-22
JP2003204047A (ja) 2003-07-18
EP1326289A3 (de) 2004-11-17
JP4211256B2 (ja) 2009-01-21
US20030170946A1 (en) 2003-09-11

Similar Documents

Publication Publication Date Title
US6858518B2 (en) Method for manufacturing semiconductor integrated circuit
US7244662B2 (en) Method for manufacturing semiconductor integrated circuit
JP3956697B2 (ja) 半導体集積回路の製造方法
US6943050B2 (en) Method for making semiconductor device, semiconductor element composite, electro-optical apparatus, and electronic system
CN110828364B (zh) 巨量转移方法、显示装置的制作方法和显示装置
EP3633729B1 (de) Mikroleuchtdiodenanzeigetafel und herstellungsverfahren dafür
CN110707119B (zh) 半导体材料基板、微型发光二极管面板及其制造方法
EP3640990A1 (de) Mikro-leuchtdiodenanzeigetafel und herstellungsverfahren dafür
US6555408B1 (en) Methods for transferring elements from a template to a substrate
WO2017181743A1 (zh) 发光二极管基板及其制备方法、显示装置
US6844673B1 (en) Split-fabrication for light emitting display structures
US7282385B2 (en) Electro-optical device, method of manufacturing electro-optical device, and electronic apparatus
US8048696B2 (en) Light emitting diode devices and manufacturing method thereof
US7274413B1 (en) Flexible video display apparatus and method
JP3846367B2 (ja) 半導体素子部材及び半導体装置並びにそれらの製造方法、電気光学装置、電子機器
US8182301B2 (en) Method of fabricating flat panel display having pad electrode
WO2011067991A1 (ja) 半導体装置およびその製造方法、表示装置
JP2004031669A (ja) 半導体素子部材及び半導体装置並びにそれらの製造方法、電気光学装置、電子機器
TW200414498A (en) Method of manufacturing optoelectronic apparatus, optoelectronic apparatus, transferring chip, transferring source substrate, and electronic machine
TW201241526A (en) Peeling method and method for manufacturing display device using the peeling method
KR20040053495A (ko) 기판 제조방법, 이 기판제조방법을 이용한 유기 전계발광표시장치의 제조방법 및 유기 전계 발광 표시장치
KR101094481B1 (ko) 유기 전자 디바이스의 제조 방법
US20240006575A1 (en) Light emitting device and method for manufacturing the same
CN1992374B (zh) 有机电致发光显示装置的制造方法
TW202102913A (zh) 元件基板及其製造方法

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO

17P Request for examination filed

Effective date: 20050414

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SI SK TR

17Q First examination report despatched

Effective date: 20050801

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 27/146 20060101ALI20090903BHEP

Ipc: H01L 21/60 20060101ALI20090903BHEP

Ipc: H01L 33/00 20060101ALI20090903BHEP

Ipc: H01L 21/20 20060101ALI20090903BHEP

Ipc: H01L 31/18 20060101AFI20090903BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20100213