EP0978177A1 - Dispositif d'adaptation de phase programmable - Google Patents

Dispositif d'adaptation de phase programmable

Info

Publication number
EP0978177A1
EP0978177A1 EP98931988A EP98931988A EP0978177A1 EP 0978177 A1 EP0978177 A1 EP 0978177A1 EP 98931988 A EP98931988 A EP 98931988A EP 98931988 A EP98931988 A EP 98931988A EP 0978177 A1 EP0978177 A1 EP 0978177A1
Authority
EP
European Patent Office
Prior art keywords
signal
data
phase
clock
delay value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP98931988A
Other languages
German (de)
English (en)
Inventor
Winfried Gläser
Rudi Müller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP0978177A1 publication Critical patent/EP0978177A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks

Definitions

  • the subject matter of the application relates to a circuit arrangement and a method for phase matching between a data signal and a clock signal according to the preamble of claims 1 and 5.
  • Such a circuit arrangement and such a method are known from EP-0 419 896.
  • the clock can have jitter and frequency offset if it comes from another source.
  • the incoming data are generated and synchronized to a specified clock.
  • the object of the application is based on the problem of developing the known phase adjustment circuit in such a way that an instantaneously larger scanning area is found independently and, in addition, the jitter tolerance is increased.
  • the assignment stored in the table enables independent and reliable detection not only of whether and in which direction the delay value has to be changed, but also of an eye that is larger and therefore better for the clocking of the data signal would be suitable as the eye on which the phase adjustment is currently engaged.
  • the phase adjustment can be controlled with a bit sequence rate which is considerably reduced compared to the bit sequence rate of the data signal.
  • the measuring The time period within which transitions of the data signal are detected can be specified, in particular for a large number of periods of the data signal, so that the phase adjustment is independent of the content of the data signal. Alternatively, the number of data transitions can be specified to determine the distribution.
  • the phase adjustment has an increased jitter tolerance compared to the conventional phase adjustment.
  • the phase matching circuit according to the application can be fully integrated and avoids circuit areas which are operated at a higher bit rate than that of the clock signal.
  • a special development of the subject of the application has a control device in which the last determined delay value is stored and fed to the table as additional addressing. This measure involves addressing the table as a function of the last determined delay value.
  • a special development of the subject of the application has a control device in which the last determined delay value is stored and a distribution signal shifted by the delay value is supplied to the table as addressing. This measure compensates for the most recently determined delay value and thus significantly reduces the number of entries in the table.
  • control is cyclically assigned to one of several data signals, the period in which the control is not assigned to it forms a measurement period for a data signal. This measure entails a simple determination of the measurement period.
  • phase position between the data signal and the system clock signal is limited to an offset between two adjacent phase clock signals. This measure avoids instabilities.
  • FIG. 1 shows a basic illustration of the phase adjustment circuit
  • FIG. 2 shows the phase clocks and the data signal in the time domain
  • FIG. 3 shows a circuit for generating the distribution of the positive data edges
  • FIG. 4 shows a circuit for generating the distribution of the negative data edges
  • FIG. 5 shows a circuit for generating the distribution of the positive and negative data edges
  • FIG. 6 shows a basic illustration of a block of data synchronization from FIG. 1
  • FIG. 7 shows the circuit diagram of a converter for distributing a data signal over two output lines
  • FIG. 8 shows characteristic signal curves for the converter from FIG 7 as a function of the frequency ratio between the data input signal and the system clock signal
  • FIG. 9 shows a basic illustration of the phase adjustment circuit for several data signals.
  • the phase adjustment circuit shown in FIG. 1 is formed with a block clock generator TG, a block phase adjustment BA and a block controller PACTRL.
  • the clock generator has a phase-locked loop, also known in specialist circles as a phase-locked loop, to which a locally available clock signal CLKIN is supplied on the input side and which outputs a plurality of n phase clocks PCLK on the output side.
  • the phase clocks have the same frequency as the clock signal CLKIN and are each shifted from one another by the same offset, the summed offsets covering a period of the clock signal CLKIN.
  • the phase adjustment block BA has a block of data edge detection DFE, to which the phase clocks and a data input signal DATAIN are supplied.
  • the frequency of the data input signal essentially corresponds to the clock signal CLKIN, that is to say the clock signal on which the data input signal is based is essentially the same as the clock signal CLKIN.
  • the clock signal on which the data input signal is based can have a phase deviation and / or a frequency deviation compared to the clock signal CLKIN.
  • a phase clock PCLK which has a closest transition, is determined for the transitions of the data input signal. A transition can be given by a change in the state of the signal in question from high to low level or from low to high level.
  • the data edge detection forwards a distribution signal, which contains information regarding the position of the transitions of the data signal, to the control PACTRL.
  • the control PACTRL concludes from the distribution signal that there is an optimal delay in the data signal, in which the data signal is sampled as possible in the middle between two transitions.
  • the controller PACTRL sends a delay setting signal to the data synchronization DSYO, DSY1, which is arranged twice in the phase adjustment BA.
  • the data synchronization delays the data signal supplied to it on the input side in accordance with the delay setting signal.
  • a data switch MUX because one of the sections of the data signal emitted by the two data synchronization DSYO, DSY1 together to form the data signal.
  • the data signal is fed to a 1 to 2 converter KONV, which divides it onto the two output lines DOUTO, DOUT1.
  • the split data signal is passed on the output lines.
  • the 1 to 2 converter KONV outputs a distribution signal DEN (for: Data Enable) on a line carried in parallel to the output lines, which contains information about how the data signal is distributed over the output lines.
  • the data signal carried on the two output lines is synchronous with the system clock signal PACLK, which is forwarded on a line carried in parallel with the output lines.
  • phase clocks PCKL generated by the clock generator in a temporal representation.
  • the n phase clocks are offset by the angle 2 ⁇ / n for a period 2 ⁇ of the clock signal CLKIN.
  • n 8 phase cycles are given, which are given the increasing designations PCKL0..PCKL7 in the order of increasing delay.
  • DATAIN line a bit of the duration of a bit with a transition (change of state) from low to high level (positive transition) at time t1 and from high to low level (negative transition) at time t2 is shown for the data input signal.
  • the block data edge detection DFE has the circuit shown in FIG. 3 for generating the distribution of the positive data edges, the circuit shown in FIG. 4 for generating the distribution of the negative data edges and the circuit shown in FIG. 5 for generating the distribution of the positive and the negative Data edges on.
  • each phase clock PCK0..PCK7 there is a flip-flop formed with a D flip-flop and a gate which implements the logical NAND function given.
  • a flip-flop is acted upon at its input labeled D with the associated phase clock and at its trigger input, which is sensitive to a change in state from a low level to a high level, with the data input signal DATIN.
  • the output of a flip-flop is connected to an input of the associated NAND gate.
  • the other input of a NAND gate is acted upon by the inverted output signal of the flip-flop, which is assigned to the phase clock with the cyclically preceding designation.
  • the specified circuit causes a positive to occur
  • a flip-flop formed with a D flip-flop and a gate implementing the logical NAND function are provided for each phase clock PCK0..PCK7.
  • a flip-flop has the associated phase clock at its input labeled D and the data input signal DATAIN at its trigger input, which is sensitive to a change in state from a high level to a low level.
  • the output of a flip-flop is connected to an input of the associated NAND gate.
  • the other input of a NAND gate is acted upon by the inverted output signal of the flip-flop, which is assigned to the phase clock with the cyclically preceding designation.
  • the specified circuit causes a negative to occur Transition of the data input signal that an output signal is generated for only one of all phase clocks, which is different from the output signals generated for the other phase clocks. If a negative transition of the data input signal occurs in the interval between the positive transitions of two successive (neighboring) phase clocks, the different output signal for the phase clock is generated, which leads to the designation of the more delayed phase clock.
  • the NAND gates emit the output signals NEGDNO ..NEGDN7 at their outputs, the states of which therefore provide information about the data edge distribution (position) of the negative data edge.
  • PCK0..PCK7 a NAND gate, a flip-flop formed with an RS flip-flop, a flip-flop formed with a D flip-flop and a transversal element.
  • a NAND gate is supplied with the associated output signal POSDNO .. POSDN7 of the circuit for generating the distribution of the positive data edges and the associated output signal NEGDNO ..NEGDN7 of the circuit for generating the distribution of the negative data edges.
  • the output signal emitted by a NAND gate is fed to the associated RS flip-flop and is adopted by it.
  • the output signal emitted by an RS flip-flop is fed to the associated D flip-flop on the input side.
  • the output signal emitted by a D flip-flop is fed to the associated transverse element on the input side.
  • the output signals DISTRO .. DISTR7 emitted by the transversal elements are forwarded to the PACTRL controller via a DISTR bus.
  • the contents of the RS flip-flops are stored in the associated D flip-flops and immediately on an active signal WRREG-DISTP fed to the reset inputs of the RS flip-flops and the trigger inputs of the D flip-flops the RS flip-flops are then reset to their initial state. With the signal SENDDISTRP, the distribution is placed on the DISTR bus and forwarded to the PACTRL control.
  • the output signals POSDNO .. P0SDN7 assume the following distributions at the time t1 with the transition of the data input signal from the low level to the high level and at the time t2 with the transition of the data input signal from the high level to the low level the output signals NEGDNO ..NEGDN7 :
  • the signal state 0 for the output signal POSDN7 indicates that between the negative transition of the phase clock PCLK6 and the negative transition of the phase clock PCLK7 a positive transition of the data input signal has been detected.
  • the signal state 0 for the output signal NEGDN6 indicates that a negative transition of the data input signal has been detected between the positive transition of the phase clock PCLK5 and the positive transition of the phase clock PCLK6.
  • the controller PACTRL resets the circuit for generating the distribution of the positive and the negative data edges according to FIG. 5 by an active signal WRREGDISTP to the initial state at the beginning of a measurement period.
  • the RS flip-flop assume the states of the output signals supplied by the circuit for generating the distribution of the positive data edges POSDNO .. POSDN7 and the circuit for generating the distribution of the negative data edges NEGDNO. .NEGDN7 result. If there has been no transition of the data signal since the preceding active signal WRREGDISTP, the output signals POSDNO ..
  • the control PACTRL queries the content present on the DISTR bus. The control PACTRL determines the largest contiguous area in which no transitions have occurred, which is equivalent to the position of a data bit.
  • the PACTRL controller selects a phase clock that has a transition, if possible, in the middle of the connected area; for the example shown in FIG. 2, this is the negative transition of the phase clock PCLK2.
  • the accuracy of the phase adaptation increases with an increasing number of phase cycles and an increasing equidistance between the phase cycles.
  • a multi-bit counter without overflow can be used, which counts the number of data transitions counts. Depending on the number of bits and the duration of registration, the actual distribution is very close. The optimal phase position can be determined even better.
  • a read-only memory ROM for: Read Only Memory
  • the read-only memory is addressed with the name of the last selected phase clock; when commissioning for the first time, this can be a preset value.
  • the read-only memory is addressed by means of 11 bits.
  • a result is output from a table stored in the read-only memory, which assigns a result to each addressing. The assignment is made by selecting (maintaining) the last selected phase clock, by selecting a phase clock that is more delayed than the last selected phase clock, by selecting a phase clock that is less delayed than the last selected phase clock, or by displaying an error.
  • phase clock 1 is clearly the cheapest. If, for example, no transition is found between phase clock 0 and phase clock 3, phase clocks 1 and 2 are initially equivalent. In this case, the larger one is always selected in the present implementation to increase the jitter tolerance. Depending on the previous phase clock, it can either continue to be used or will be used for everyone changed by a measurement period given a maximum of the offset of a phase clock + T / 8 or -T / 8. This avoids instability.
  • the name of the last selected phase clock is stored and addressed, as described above, the read-only memory.
  • a memory with random access RAM (for: Random Access Memory) is used instead of the read-only memory. This makes it easy to change the determination of the new phase clock and the assignment when an error has occurred.
  • An error is output from the assignment if transitions have been registered in each of the areas adjacent to the last selected phase clock (e.g. previously selected phase clock 2 and in the phase range to phase clocks 1 and 2 and in the phase range to phase clock 2 and 3 transitions) or if a larger one free area was found in a completely different phase area.
  • the specified table requires 2 11 entries.
  • the distribution currently made available on the DISTR bus is shifted by the value of the last selected phase clock, an overflow being inserted if the phase clock PCLKO is exceeded.
  • the table is addressed with the shifted distribution, which in the exemplary embodiment sluggish addressing with 8-bit and 2 8 inputs are given. This measure therefore results in considerable savings in entries.
  • the one stored in the read-only memory Table that assigns a result to each addressing a result is output.
  • synchronization may take place as when the phase adjustment circuit was started up for the first time.
  • phase clock deviating from the last selected phase clock has been selected in the control PACTRL, information which designates this phase clock, the delay setting signal, is transmitted via the control bus CTRL to the data synchronization DSYO, DSY1, which is arranged twice in the phase adaptation BA.
  • a data synchronization is always the operational one, while the other data synchronization is kept ready to take over the operational management.
  • a data synchronization shown in FIG. 6 is essentially formed by the series connection of a plurality of delay stages that are equal to the number of phase clocks PCLK0..PCLK7.
  • Each stage is formed with a controlled gate and a latch, which has the function of a D flip-flop with a very short gate delay.
  • the controlled gates are acted upon on the input side by the data input signal and the output signal of the latch of the preceding stage.
  • the latches are acted upon on the input side by the output signal of the associated gate.
  • the phase clocks PCLK0..PCLK7 are each fed to a state-controlled latch at its trigger input, a signal with a low level acting on the trigger input triggering the latch locks and a signal at the trigger input with a high level switches the latch continuously.
  • the series connection is fed increasingly delayed phase clocks in the signal flow direction from stage to stage.
  • the delay setting signal supplied by the controller PACTRL causes the gate of the stage designated in the delay setting signal for the data input signal to be turned on, as a result of which the data input signal is correspondingly delayed.
  • the signal emitted by the last stage in the signal flow direction is switched through by a latch which has the system clock signal PACLK applied to its trigger input.
  • the data input signal is therefore delayed by the number of offsets between phase clocks determined by the controller PACTRL until it is synchronous with the system clock signal.
  • the data synchronization currently available for taking over the operational management is first set to the delay communicated in the delay setting signal and then switched over to this data synchronization.
  • the changeover from one data synchronization to the other data synchronization takes place by switching over a multiplexer MUX, to which the data signals emitted by the two data synchronizations are fed on the input side.
  • an output of the data signal which is known in principle from EP-0 419 896 and is synchronous with the system clock signal, is provided on two output lines.
  • the series / parallel converter shown in FIG. 7 distributes the data signal emitted by the currently active data synchronization to the two output lines. If the input data rate is greater than the clock frequency, an additional Output date. As shown in FIG. 8, two bits are output in parallel with each active DEN signal. If, in the course of setting a data synchronization, one end of the series connection of the delay stages is reached, the other end is switched over and continued there, the DEN signal being 0 or 1 for two bits in succession, depending on which end was switched over .
  • the current phase clock at the data output is used.
  • the pulse width can then change from 1 to 7/8 or 9/8 for 8 phase cycles.
  • the phase adjustment circuit has an area of high required processing speed, which relates to the path of the data signal and the data edge detection device, and an area of lower required processing speed, which relates to the control. While the fast part is time-critical with special layout requirements, there is no layout requirement with the slower layout and it can be set up with little effort.
  • a plurality of data signals are each assigned a data edge detection device and a data synchronization device to which a controller is common. The control switches cyclically between the devices for the data signals. The period in which the controller is not activated for the devices of a data signal, forms a measurement period.
  • a typical application of the phase adjustment circuit according to the application is in switching systems when ATM packets are received in coupler modules.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

Selon l'invention, dans un circuit d'adaptation de phase servant à générer un signal d'horloge de système par rapport à un signal de données arrivant, à partir d'un signal d'horloge localement présent, un signal de temporisation est déterminé à partir de la longueur de phase détectée du signal de données, par le fait qu'une mémoire qui est adressée par la relation de phase détectée émet un signal de temporisation associé. Dans un mode de réalisation particulier, une adresse, dont la compensation correspond au retard déterminé en dernier, est amenée à la mémoire. Dans un autre mode de réalisation, une commande comportant la mémoire est commune à des circuits pour plusieurs signaux de données. Le dispositif d'adaptation de phase, qui reconnaît automatiquement une boucle mieux adaptée pour le cadencement que la boucle utilisée à ce moment, peut être complètement intégré et évite des zones de circuit qui peuvent être exploitées avec un débit binaire plus élevé que celui du signal d'horloge.
EP98931988A 1997-04-25 1998-04-23 Dispositif d'adaptation de phase programmable Withdrawn EP0978177A1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19717585 1997-04-25
DE19717585 1997-04-25
PCT/DE1998/001138 WO1998049802A1 (fr) 1997-04-25 1998-04-23 Dispositif d'adaptation de phase programmable

Publications (1)

Publication Number Publication Date
EP0978177A1 true EP0978177A1 (fr) 2000-02-09

Family

ID=7827783

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98931988A Withdrawn EP0978177A1 (fr) 1997-04-25 1998-04-23 Dispositif d'adaptation de phase programmable

Country Status (3)

Country Link
US (1) US6603829B1 (fr)
EP (1) EP0978177A1 (fr)
WO (1) WO1998049802A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100318595B1 (ko) 1998-11-19 2002-02-19 전주범 클럭펄스지연보상장치
JP3727206B2 (ja) * 1999-11-11 2005-12-14 Ｎｅｃエレクトロニクス株式会社 クロック乗換回路及びその方法
US8855255B2 (en) * 2002-03-29 2014-10-07 U.S. Robotics Corp. Systems and methods for optimizing timing phase in modem devices

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4415984A (en) 1980-06-25 1983-11-15 Burroughs Corporation Synchronous clock regenerator for binary serial data signals
DE3481472D1 (de) 1984-12-21 1990-04-05 Ibm Digitale phasenregelschleife.
FR2601534B1 (fr) 1986-07-10 1993-07-30 Cit Alcatel Procede et dispositif de calage en phase de trains numeriques synchrones
EP0319761A3 (fr) 1987-12-11 1990-10-24 COMPUTER CONSOLES INCORPORATED (a Delaware corporation) Circuit d'horloge à phases multiples
DE59008629D1 (de) 1989-09-27 1995-04-13 Siemens Ag Synchronisierungseinrichtung für hohe Datenraten.
JP2812453B2 (ja) 1990-06-29 1998-10-22 アナログ・ディバイセス・インコーポレーテッド 多相クロック信号生成装置およびその位相検出器および復元装置
JPH0778774B2 (ja) * 1991-02-22 1995-08-23 インターナショナル・ビジネス・マシーンズ・コーポレイション 短待ち時間データ回復装置及びメッセージデータの同期化方法
US5479457A (en) * 1993-08-27 1995-12-26 Vlsi Technology Inc. Method and apparatus for attenuating jitter in a digital transmission line
US5652773A (en) * 1996-01-31 1997-07-29 Holtek Microelectronics, Inc. Digital phase-locked loop for data separation

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9849802A1 *

Also Published As

Publication number Publication date
WO1998049802A1 (fr) 1998-11-05
US6603829B1 (en) 2003-08-05

Similar Documents

Publication Publication Date Title
DE60002571T2 (de) Elastische schnittstelleanornung und verfahren dafür
DE69716112T2 (de) Taktanpassung mit feinregelung
DE69526018T2 (de) Digitaler phasenverriegelter Kreis mit grob- und feinstufig variabel einstellbaren Verzögerungsleistungen
DE3643384C2 (de) Schaltung zum Resynchronisieren von Impulssignalen, insbesondere für die Peripherie eines Mikroprozessors
DE3604277A1 (de) Vorrichtung zum einstellen der phasenlage von datensignalen
DE2625545A1 (de) Automatische taktimpuls-abgleichvorrichtung
DE69833715T2 (de) Taktrückgewinnungsschaltung
DE2330651C2 (de) Schaltungsanordnung zur Abtastung eines Asynchronsignals mit Hilfe eines Synchronsignals
DE102005051770A1 (de) Verfahren und Vorrichtung zum Umschalten der Frequenz eines Systemtakts
DE19749115C2 (de) Taktsignal-Phasenkomparator
DE2949206A1 (de) Digitale phasenvergleichsschalung
DE2216123A1 (de) Verfahren und Anordnung zur Analog Digital Umsetzung unter mehrfacher Inte gration
DE19625185A1 (de) Präzisionstaktgeber
DE2648560C2 (de) Synchronisierung von Taktsignalen mit Eingangssignalen
DE3788783T2 (de) Multiplexer für Taktsignale.
DE3853980T2 (de) Taktsteuerung für digitale integrierte Schaltung hoher Geschwindigkeit.
EP0275406A1 (fr) Procédé et dispositif pour la récupération d'horloge ou de phase d'un signal binaire synchrone ou plésiochrone
EP0363513A1 (fr) Procedé et dispositif de réception d'un signal numérique binaire
DE69106422T2 (de) Multiplexierungsanordnung für Taktsignale.
DE10018190C2 (de) Unterbrechnungsloses Umschalten zwischen zwei Oszillator-Präzisionstaktgebern
DE69422078T2 (de) Schaltung und Verfahren zum Synchronisieren von Taktsignalen
DE69934886T2 (de) System und Verfahren zur zuverlässigen Umschaltung zwischen redundanten Takten
EP0978177A1 (fr) Dispositif d'adaptation de phase programmable
EP1223698B1 (fr) Procédé et module de compensation de phase des signaux d'horloge
DE3781590T2 (de) Digitale takteinheit in ttl-technologie.

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19991019

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT CH DE FI FR GB IT LI SE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: INFINEON TECHNOLOGIES AG

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20080715